ETSI TS 102 361-1 V2.3.1 (2013-07)

Electromagnetic compatibility and Radio spectrum Matters (ERM); Digital Mobile Radio (DMR) Systems; Part 1: DMR Air Interface (AI) protocol

RTS/ERM-TGDMR-313-1

General Information

• Status: Published
• Publication Date: 03-Jul-2013
• Technical Committee: ERM TGDMR - Digital Mobile Radio
• Current Stage: 12 - Completion
• Due Date: 08-Jul-2013
• Completion Date: 04-Jul-2013

Standards Content (Sample)

Technical Specification
Electromagnetic compatibility
and Radio spectrum Matters (ERM);
Digital Mobile Radio (DMR) Systems;
Part 1: DMR Air Interface (AI) protocol

2 ETSI TS 102 361-1 V2.3.1 (2013-07)

Reference
RTS/ERM-TGDMR-313-1
Keywords
digital, PMR
ETSI
650 Route des Lucioles
F-06921 Sophia Antipolis Cedex - FRANCE

Tel.: [phone]  Fax: [phone]

Siret N° 348 623 562 00017 - NAF 742 C
Association à but non lucratif enregistrée à la
Sous-Préfecture de Grasse (06) N° 7803/88

Important notice
Individual copies of the present document can be downloaded from:
http://www.etsi.org
The present document may be made available in more than one electronic version or in print. In any case of existing or
perceived difference in contents between such versions, the reference version is the Portable Document Format (PDF).
In case of dispute, the reference shall be the printing on ETSI printers of the PDF version kept on a specific network drive
within ETSI Secretariat.
Users of the present document should be aware that the document may be subject to revision or change of status.
Information on the current status of this and other ETSI documents is available at
http://portal.etsi.org/tb/status/status.asp
If you find errors in the present document, please send your comment to one of the following services:
http://portal.etsi.org/chaircor/ETSI_support.asp
Copyright Notification
No part may be reproduced except as authorized by written permission.
The copyright and the foregoing restriction extend to reproduction in all media.

© European Telecommunications Standards Institute 2013.
All rights reserved.
TM TM TM
DECT , PLUGTESTS , UMTS and the ETSI logo are Trade Marks of ETSI registered for the benefit of its Members.
TM
3GPP and LTE™ are Trade Marks of ETSI registered for the benefit of its Members and
of the 3GPP Organizational Partners.
GSM® and the GSM logo are Trade Marks registered and owned by the GSM Association.
ETSI
3 ETSI TS 102 361-1 V2.3.1 (2013-07)
Contents
Intellectual Property Rights . 8
Foreword . 8
1 Scope . 9
2 References . 9
2.1 Normative references . 9
2.2 Informative references . 10
3 Definitions, symbols and abbreviations . 10
3.1 Definitions . 10
3.2 Symbols . 13
3.3 Abbreviations . 13
4 Overview . 15
4.1 Protocol architecture. 16
4.1.1 Air Interface Physical Layer (layer 1). 17
4.1.2 Air Interface Data Link Layer (layer 2) . 17
4.1.3 Air Interface Call Control Layer (CCL) (layer 3) . 17
4.2 DMR TDMA structure . 18
4.2.1 Overview of burst and channel structure . 18
4.2.2 Burst and frame structure . 19
4.3 Frame synchronization . 20
4.4 Timing references . 22
4.4.1 Repeater mode BS established timing relationship . 22
4.4.2 Repeater mode MS established timing relationship . 22
4.4.3 Direct mode timing relationship . 22
4.4.4 TDMA direct mode timing relationship. 22
4.5 Common Announcement Channel (CACH) . 23
4.6 Basic channel types . 24
4.6.1 Traffic channel with CACH . 24
4.6.2 Traffic channel with guard time . 24
4.6.3 Bi-directional channel . 25
5 Layer 2 protocol description . 25
5.1 Layer 2 timing . 25
5.1.1 Channel timing relationship . 25
5.1.1.1 Aligned channel timing . 26
5.1.1.2 Offset channel timing . 26
5.1.2 Voice timing . 26
5.1.2.1 Voice superframe . 26
5.1.2.2 Voice initiation . 27
5.1.2.3 Voice termination . 28
5.1.3 Data timing . 28
5.1.3.1 Single slot data timing . 28
5.1.3.2 Dual slot data timing . 29
5.1.4 Traffic timing . 29
5.1.4.1 BS timing . 29
5.1.4.2 Single frequency BS timing . 30
5.1.4.3 Direct mode timing . 31
5.1.4.4 Time Division Duplex (TDD) timing . 31
5.1.4.5 Continuous transmission mode . 31
5.1.4.6 TDMA direct mode timing . 32
5.1.5 Reverse Channel (RC) timing . 32
5.1.5.1 Embedded outbound Reverse Channel (RC) . 33
5.1.5.2 Dedicated outbound Reverse Channel (RC) . 33
5.1.5.3 Standalone inbound Reverse Channel (RC) . 34
5.1.5.4 Direct mode Reverse Channel (RC) . 34
ETSI
4 ETSI TS 102 361-1 V2.3.1 (2013-07)
5.2 Channel access . 35
5.2.1 Basic channel access rules . 36
5.2.1.1 Types of channel activity . 36
5.2.1.2 Channel status . 37
5.2.1.3 Timing master . 37
5.2.1.4 Hang time messages and timers . 38
5.2.1.5 Slot 1 and 2 dependency . 38
5.2.1.6 Transmit admit criteria . 38
5.2.1.7 Transmission re-tries . 39
5.2.2 Channel access procedure . 39
5.2.2.1 Direct mode Channel Access . 39
5.2.2.1.1 MS Out_of_Sync Channel Access. 40
5.2.2.1.2 MS Out_of_Sync_Channel_Monitored Channel Access . 42
5.2.2.1.3 MS In_Sync_Unknown_System Channel Access . 43
5.2.2.1.4 MS Not_in_Call Channel Access . 44
5.2.2.1.5 MS Others_Call Channel Access . 44
5.2.2.1.6 MS My_Call Channel Access . 44
5.2.2.2 Repeater mode channel access . 44
5.2.2.2.1 MS Out_of_Sync Channel Access. 44
5.2.2.2.2 MS Out_of_Sync_Channel_Monitored Channel Access . 46
5.2.2.2.3 MS In_Sync_Unknown_System channel access . 47
5.2.2.2.4 MS TX_Wakeup_Message . 48
5.2.2.2.5 MS Not_In_Call channel access . 49
5.2.2.2.6 MS Others_Call channel access . 50
5.2.2.2.7 MS My_Call channel access . 50
5.2.2.2.8 MS In_Session channel access . 50
5.2.2.3 Non-time critical CSBK ACK/NACK channel access . 50
5.2.2.4 TDMA direct mode channel access . 51
5.2.2.4.1 MS Out_of_Sync channel access . 51
5.2.2.4.2 MS Out_of_Sync_Channel_Monitored channel access . 54
5.2.2.4.3 MS In_Sync_Unknown_System channel access . 55
5.2.2.4.4 MS Not_in_Call channel access . 56
5.2.2.4.5 MS Others_Call channel access . 56
5.2.2.4.6 MS My_Call channel access . 56
5.2.2.4.7 Immediate response channel access. 56
6 Layer 2 burst format . 56
6.1 Vocoder socket . 57
6.2 Data and control . 58
6.3 Common Announcement Channel burst . 59
6.4 Reverse Channel . 60
6.4.1 Standalone inbound Reverse Channel burst . 60
6.4.2 Outbound reverse channel (RC) burst . 61
7 DMR signalling . 61
7.1 Link Control message structure . 61
7.1.1 Voice LC header . 62
7.1.2 Terminator with LC . 63
7.1.3 Embedded signalling. 64
7.1.3.1 Outbound channel . 64
7.1.3.2 Inbound channel . 65
7.1.4 Short Link Control in CACH . 65
7.2 Control Signalling BlocK (CSBK) message structure . 66
7.2.1 Control Signalling BlocK (CSBK) . 66
7.3 Idle message . 67
7.4 Multi Block Control (MBC) message structure. 68
7.4.1 Multi Block Control (MBC) . 69
8 DMR Packet Data Protocol (PDP) . . 71
8.1 Internet Protocol . 71
8.2 Datagram fragmentation and re-assembly . 72
8.2.1 Header block structure . 73
8.2.1.1 Unconfirmed data Header . 74
ETSI
5 ETSI TS 102 361-1 V2.3.1 (2013-07)
8.2.1.2 Confirmed data header . 75
8.2.1.3 Response data header . 75
8.2.1.4 Proprietary data header . 75
8.2.1.5 Status/precoded short data header . 76
8.2.1.6 Raw short data header . 77
8.2.1.7 Defined short data header . 77
8.2.1.8 Unified Data Transport (UDT) data header. 78
8.2.2 Data block structure . 78
8.2.2.1 Unconfirmed data block structure . 78
8.2.2.2 Confirmed data block structure . 81
8.2.2.3 Response packet format . 84
8.2.2.4 Hang time for response packet . 85
8.2.2.5 Unified Data Transport (UDT) last data block structure . 86
9 Layer 2 PDU description . 87
9.1 PDUs for voice bursts, general data bursts and the CACH . 87
9.1.1 Synchronization (SYNC) PDU . 87
9.1.2 Embedded signalling (EMB) PDU . 88
9.1.3 Slot Type (SLOT) PDU . 88
9.1.4 TACT PDU . 89
9.1.5 Reverse Channel (RC) PDU . 89
9.1.6 Full Link Control (FULL LC) PDU . 89
9.1.7 Short Link Control (SHORT LC) PDU . 89
9.1.8 Control Signalling Block (CSBK) PDU . 90
9.1.9 Pseudo Random Fill Bit (PR FILL) PDU . 90
9.2 Data related PDU description . 90
9.2.1 Confirmed packet Header (C_HEAD) PDU . 90
9.2.2 Rate ¾ coded packet Data (R_3_4_DATA) PDU . 91
9.2.3 Rate ¾ coded Last Data block (R_3_4_LDATA) PDU . 91
9.2.4 Confirmed Response packet Header (C_RHEAD) PDU . 92
9.2.5 Confirmed Response packet Data (C_RDATA) PDU . 92
9.2.6 Unconfirmed data packet Header (U_HEAD) PDU . 92
9.2.7 Rate ½ coded packet Data (R_1_2_DATA) PDU . 93
9.2.8 Rate ½ coded Last Data block (R_1_2_LDATA) PDU . 93
9.2.9 Proprietary Header (P_HEAD) PDU . 94
9.2.10 Status/Precoded short data packet Header (SP_HEAD) PDU . 94
9.2.11 Raw short data packet Header (R_HEAD) PDU . 94
9.2.12 Defined Data short data packet Header (DD_HEAD) PDU . 95
9.2.13 Unified Data Transport Header (UDT_HEAD) PDU . 95
9.2.14 Unified Data Transport Last Data block (UDT_LDATA) PDU . 95
9.2.15 Rate 1 coded packet Data (R_1_DATA) PDU . 96
9.2.16 Rate 1 coded Last Data block (R_1_LDATA) PDU . 96
9.3 Layer 2 information element coding . 97
9.3.1 Colour Code (CC) . 97
9.3.2 Privacy Indicator (PI). 97
9.3.3 LC Start/Stop (LCSS) . 97
9.3.4 EMB parity . 97
9.3.5 Feature set ID (FID) . 98
9.3.6 Data Type. 98
9.3.7 Slot Type parity . 98
9.3.8 Access Type (AT) . 99
9.3.9 TDMA Channel (TC). 99
9.3.10 Protect Flag (PF) . 99
9.3.11 Full Link Control Opcode (FLCO) . 99
9.3.12 Short Link Control Opcode (SLCO) . 99
9.3.13 TACT parity. 100
9.3.14 RC parity . 100
9.3.15 Group or Individual (G/I) . 100
9.3.16 Response Requested (A) . 100
9.3.17 Data Packet Format (DPF) . 100
9.3.17A Header Compression (HC) . 101
9.3.18 SAP identifier (SAP) . 101
ETSI
6 ETSI TS 102 361-1 V2.3.1 (2013-07)
9.3.19 Logical Link ID (LLID) . 101
9.3.20 Full message flag (F) . 101
9.3.21 Blocks to Follow (BF) . 102
9.3.22 Pad Octet Count (POC) . 102
9.3.23 Re-Synchronize Flag (S) . 102
9.3.24 Send sequence number (N(S)) . 103
9.3.25 Fragment Sequence Number (FSN) . 103
9.3.26 Data Block Serial Number (DBSN) . 104
9.3.27 Data block CRC (CRC-9) . 104
9.3.28 Class (Class) . 104
9.3.29 Type (Type) . 104
9.3.30 Status (Status) . 104
9.3.31 Last Block (LB) . 105
9.3.32 Control Signalling BlocK Opcode (CSBKO) . 105
9.3.33 Appended Blocks (AB) . 105
9.3.34 Source Port (SP) . 105
9.3.35 Destination Port (DP). 105
9.3.36 Status/Precoded (S_P). 106
9.3.37 Selective Automatic Repeat reQuest (SARQ) . 106
9.3.38 Defined Data format (DD) . 106
9.3.39 Unified Data Transport Format (UDT Format) . 107
9.3.40 UDT Appended Blocks (UAB) . 107
9.3.41 Supplementary Flag (SF) . 107
9.3.42 Pad Nibble . 107
10 Physical Layer . 108
10.1 General parameters . 108
10.1.1 Frequency range . 108
10.1.2 RF carrier bandwidth . 108
10.1.3 Transmit frequency error . 108
10.1.4 Time base clock drift error . 108
10.2 Modulation . 109
10.2.1 Symbols . 109
10.2.2 4FSK generation . 109
10.2.2.1 Deviation index . 109
10.2.2.2 Square root raised cosine filter . 109
10.2.2.3 4FSK Modulator . 110
10.2.3 Burst timing . 110
10.2.3.1 Normal burst . 111
10.2.3.1.1 Power ramp time. 111
10.2.3.1.2 Symbol timing . 112
10.2.3.1.3 Propagation delay and transmission time . 112
10.2.3.2 Reverse channel (RC) burst. 113
10.2.3.2.1 Power ramp time. 113
10.2.3.2.2 Symbol timing . 114
10.2.3.2.3 Propagation delay . 115
10.2.3.3 Synthesizer Lock-Time constraints . 115
10.2.3.4 Transient frequency constraints during symbol transmission time . 115
Annex A (normative): Numbering and addressing . 116
Annex B (normative): FEC and CRC codes . 117
B.1 Block Product Turbo Codes . 118
B.1.1 BPTC (196,96) . 118
B.2 Variable length BPTC . 121
B.2.1 Variable length BPTC for embedded signalling . 121
B.2.2 Variable length BPTC for Reverse Channel . 123
B.2.3 Variable length BPTC for CACH signalling . 124
B.2.4 Rate ¾ Trellis code . 126
B.2.5 Rate 1 coded data . 130
ETSI
7 ETSI TS 102 361-1 V2.3.1 (2013-07)
B.3 Generator matrices and polynomials . 132
B.3.1 Golay (20,8) . 132
B.3.2 Quadratic residue (16,7,6) . 132
B.3.3 Hamming (17,12,3) . 133
B.3.4 Hamming (13,9,3), Hamming (15,11,3), and Hamming (16,11,4) . 133
B.3.5 Hamming (7,4,3) . 134
B.3.6 Reed-Solomon (12,9) . 134
B.3.7 8-bit CRC calculation . 136
B.3.8 CRC-CCITT calculation . 137
B.3.9 32-bit CRC calculation . 137
B.3.10 CRC-9 calculation . 139
B.3.11 5-bit Checksum (CS) calculation . 140
B.3.12 Data Type CRC Mask . 140
B.4 Interleaving . 141
B.4.1 CACH interleaving . 141
Annex C (informative): Example timing diagrams . 143
C.1 Direct mode timing . 143
C.2 Reverse Channel timing . 143
Annex D (normative): Idle and Null message bit definition . 144
D.1 Null embedded message bit definitions . 144
D.2 Idle message bit definitions . 145
Annex E (normative): Transmit bit order . 147
Annex F (normative): Timers and constants in DMR . 160
F.1 Layer 2 timers . 160
F.2 Layer 2 constants . 161
Annex G (informative): High level states overview . 162
G.1 High Level MS states and SDL description . 162
G.1.1 MS Level 1 SDL . 162
G.1.2 MS Level 2 SDL . 165
G.2 High level BS states and SDL descriptions . 167
G.2.1 BS Both Slots SDL . 167
G.2.2 BS Single Slot SDL . 168
Annex H (normative): Feature interoperability . 170
H.1 Feature set ID (FID) . 170
H.2 Application for Manufacturer's Feature set ID . 170
Annex I (informative): ETSI MFID application form . 171
Annex J (informative): Change requests . 172
History . 174

ETSI
8 ETSI TS 102 361-1 V2.3.1 (2013-07)
Intellectual Property Rights
IPRs essential or potentially essential to the present document may have been declared to ETSI. The information
pertaining to these essential IPRs, if any, is publicly available for ETSI members and non-members, and can be found
in ETSI SR 000 314: "Intellectual Property Rights (IPRs); Essential, or potentially Essential, IPRs notified to ETSI in
respect of ETSI standards", which is available from the ETSI Secretariat. Latest updates are available on the ETSI Web
server (http://ipr.etsi.org).
Pursuant to the ETSI IPR Policy, no investigation, including IPR searches, has been carried out by ETSI. No guarantee
can be given as to the existence of other IPRs not referenced in ETSI SR 000 314 (or the u
...