iTeh StandardsiTeh Standards
EURUSD
Your shopping cart is empty.
IEC

IEC 61691-6:2021

(Main)

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

IEC 61691-6:2021(E) defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models. This standard is published as a double logo IEC-IEEE standard.

General Information

Status
Published
Publication Date
07-Jun-2021
ICS
25.040.01 - Industrial automation systems in general
35.060 - Languages used in information technology
Technical Committee
TC 91 - Electronics assembly technology
Current Stage
PPUB - Publication issued
Start Date
04-Jun-2021
Completion Date
08-Jun-2021
Ref Project

Relations

Revises
IEC 61691-6:2009 - Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
Effective Date
05-Sep-2023

Buy Standard

IEC 61691-6:2021 - Behavioural languages - Part 6: VHDL Analog and Mixed-Signal ExtensionsIEC 61691-6:2021 - Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
PreviousNext
Standard
IEC 61691-6:2021 - Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
English language
671 pages
sale 15% off
Preview
sale 15% off
Preview

Standards Content (Sample)

IEC 61691-6
®

Edition 2.0 2021-06
™
IEEE Std 1076.1
INTERNATIONAL

STANDARD



Behavioural languages –
Part 6: VHDL Analog and Mixed-Signal Extensions

IEC 61691-6:2021-06(en)  IEEE Std 1076.1-2017

---------------------- Page: 1 ----------------------
THIS PUBLICATION IS COPYRIGHT PROTECTED
Copyright © 2017 IEEE

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of
Electrical and Electronics Engineers, Inc. Unless otherwise specified, no part of this publication may be reproduced
or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without
permission in writing from the IEC Central Office. Any questions about IEEE copyright should be addressed to the
IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be

addressed to the IEC or your local IEC member National Committee.

IEC Central Office Institute of Electrical and Electronics Engineers, Inc.
3, rue de Varembé 3 Park Avenue
CH-1211 Geneva 20 New York, NY 10016-5997
Switzerland United States of America
Tel.: +41 22 919 02 11 stds.info@ieee.org
info@iec.ch www.ieee.org
www.iec.ch

About the IEC
The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes
International Standards for all electrical, electronic and related technologies.

About IEC publications
The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the
latest edition, a corrigendum or an amendment might have been published.

IEC publications search - webstore.iec.ch/advsearchform IEC online collection - oc.iec.ch
The advanced search enables to find IEC publications by a Discover our powerful search engine and read freely all the
variety of criteria (reference number, text, technical publications previews. With a subscription you will always
committee, …). It also gives information on projects, replaced have access to up to date content tailored to your needs.
and withdrawn publications.

Electropedia - www.electropedia.org
IEC Just Published - webstore.iec.ch/justpublished
The world's leading online dictionary on electrotechnology,
Stay up to date on all new IEC publications. Just Published
containing more than 22 000 terminological entries in English
details all new publications released. Available online and
and French, with equivalent terms in 18 additional languages.
once a month by email.
Also known as the International Electrotechnical Vocabulary

(IEV) online.
IEC Customer Service Centre - webstore.iec.ch/csc


If you wish to give us your feedback on this publication or
need further assistance, please contact the Customer Service
Centre: sales@iec.ch.

---------------------- Page: 2 ----------------------
IEC 61691-6

®


Edition 2.0 2021-06




IEEE Std 1076.1™
INTERNATIONAL



STANDARD



















Behavioural languages –

Part 6: VHDL Analog and Mixed-Signal Extensions



























INTERNATIONAL

ELECTROTECHNICAL

COMMISSION






ICS 25.040.01; 35.060 ISBN 978-2-8322-9830-5



  Warning! Make sure that you obtained this publication from an authorized distributor.


® Registered trademark of the International Electrotechnical Commission

---------------------- Page: 3 ----------------------
IEC 61691-6:2021 © IEC 2021
i
IEEE Std 1076.1™-2017
Contents
1. Overview. 15
1.1 Scope. 15
1.2 Purpose. 15
1.3 Structure and terminology of this standard . 15
2. Normative references. 18
3. Design entities and configurations. 19
3.1 General. 19
3.2 Entity declarations. 19
3.3 Architecture bodies . 22
3.4 Configuration declarations.
...

Questions, Comments and Discussion

Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.

This May Also Interest You

IEC
IEC 63504-2804:2023(Main)
Software-Hardware Interface for Multi-Many-Core

IEC 63504-2804:2023 defines an architecture description standard from the software design perspective - this provides a common interface that abstracts the hardware properties that are critical to enable multicore tools. The standard includes performance estimation accuracy for complex processors like Very Long Instruction Word (VLIW) core and complex contention scenarios, description of caches to include uncached memory regions and caches for subsets of memories, properties for coarse power consumption estimation, and reusability by separating eXtensible Markup Language (XML) files for processor description and other memory/communication-related information. This is an IEC/IEEE dual logo standard.

  • Standard
    83 pages
    English language
    sale 15% off
IEC
IEC 63501-2416:2023(Main)
Power Modeling to Enable System Level Analysis

IEC 63501-2416:2023 describes a parameterized and abstracted power model enabling system, software, and hardware intellectual property (IP)-centric power analysis and optimization. It defines concepts for the development of parameterized, accurate, efficient, and complete power models for systems and hardware IP blocks usable for system power analysis and optimization. These concepts include, but are not limited to, process, voltage, and temperature (PVT) independence; power and thermal management interface; and workload and architecture parameterization. This standard also defines the necessary requirements for the information content of parameterized, accurate, efficient, and complete power models to help guide development and usage of other related power, workload, and functional modeling standards. This standard is published as a double logo IEC-IEEE standard.

  • Standard
    62 pages
    English language
    sale 15% off
IEC
IEC 61691-1-1:2023(Main)
Behavioural languages - Part 1-1: VHDL Language Reference Manual

IEC 61691-1-1:2023 defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard. This is an IEC/IEEE dual logo standard.

  • Standard
    672 pages
    English language
    sale 15% off
IEC
IEC 61523-4:2023(Main)
Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEC 61523-4:2023 defines the syntax and semantics of a format used to express power intent in energy-aware electronic system design. Power intent includes the concepts and information required for specification and validation, implementation and verification, and modeling and analysis of power-managed electronic systems. This standard also defines the relationship between the power intent captured in this format and design intent captured via other formats (e.g., standard hardware description languages and cell libraries). This is an IEC/IEEE dual logo standard.

  • Standard
    547 pages
    English language
    sale 15% off
IEC
IEC 62530-2:2023(Main)
SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

IEC 62530-2:2023 establishes the Universal Verification Methodology (UVM), a set of application programming interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™.1. This is an IEC/IEEE dual logo standard.

  • Standard
    457 pages
    English language
    sale 15% off
IEC
IEC 61523-1:2023(Main)
Delay and power calculation standards - Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)

IEC 61523-1:2023 focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.
The standard specifications covered in this document are as follows:
- Description language for timing and power modeling, called the “delay calculation language” (DCL)
- Software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions
- Standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF)
- Informative usage examples
- Informative notes.
This is an IEC/IEEE dual logo standard.

  • Standard
    640 pages
    English language
    sale 15% off
IEC
IEC 61636-2:2023(Main)
Software Interface for Maintenance Information Collection and Analysis (SIMICA) - Part 2: Exchanging Maintenance Action Information via the Extensible Markup Language (XML)

IEC 61636-2:2023 (E) provides the definition of an exchange format, utilizing XML, for exchanging maintenance action information (MAI) associated with the removal, repair, and replacement of system components to maintain/support an operational system. This standard is published as a double log IEC-IEEE standard.

  • Standard
    25 pages
    English language
    sale 15% off
IEC
IEC 62530:2021(Main)
SystemVerilog - Unified Hardware Design, Specification, and Verification Language

IEC 62530:2021(E) provides the definition of the language syntax and semantics for the IEEE 1800™ SystemVerilog language, which is a unified hardware design, specification, and verification language. The standard includes support for behavioral, register transfer level (RTL), and gate-level hardware descriptions; testbench, coverage, assertion, object-oriented, and constrained random constructs; and also provides application programming interfaces (APIs) to foreign programming languages.
This edition corrects errors and clarifies aspects of the language definition in IEEE Std 1800-2012.1 This revision also provides enhanced features that ease design, improve verification, and enhance cross-language interactions.
This publication has the status of a double logo IEEE/IEC standard.

  • Standard
    1315 pages
    English language
    sale 15% off
IEC
IEC 62530-2:2021(Main)
SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

IEC 62530-2:2021(E) establishes the Universal Verification Methodology (UVM), a set of application programming
interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™. This publication has the status of a double logo IEC/IEEE standard.

  • Standard
    471 pages
    English language
    sale 15% off
IEC
IEC 61691-8:2021(Main)
Behavioural languages - Part 8: Standard SystemC Analog/Mixed-Signal Extensions Language Reference Manual

IEC 61691-8:2021(E) defines the Analog/Mixed-Signal extensions for SystemC®, as an ANSI standard C++ class
library based on SystemC for system and hardware design including analog/mixed-signal elements. The general purpose of the SystemC AMS extensions is to provide a C++ standard for designers and architects, who need to address complex heterogeneous systems that are a hybrid between hardware and software. This standard is built on the IEEE Std 1666™-2011 (SystemC Language Reference Manual) and extends it to create analog/mixed-signal, multi-disciplinary models to simulate continuous-time, discrete-time, and discrete-event behavior simultaneously.
This standard is published as a double logo IEC-IEEE standard.

  • Standard
    221 pages
    English language
    sale 15% off