Smart Cards; Test specification for the Single Wire Protocol (SWP) interface; Part 2: UICC features (Release 10)

RTS/SCP-00SWPUva10

General Information

Status
Published
Publication Date
25-Sep-2013
Technical Committee
Current Stage
12 - Completion
Due Date
07-Oct-2013
Completion Date
26-Sep-2013
Ref Project

Buy Standard

Standard
ETSI TS 102 694-2 V10.1.0 (2013-09) - Smart Cards; Test specification for the Single Wire Protocol (SWP) interface; Part 2: UICC features (Release 10)
English language
122 pages
sale 15% off
Preview
sale 15% off
Preview

Standards Content (Sample)

ETSI TS 102 694-2 V10.1.0 (2013-09)






Technical Specification
Smart Cards;
Test specification for the
Single Wire Protocol (SWP) interface;
Part 2: UICC features
(Release 10)

---------------------- Page: 1 ----------------------
Release 10 2 ETSI TS 102 694-2 V10.1.0 (2013-09)



Reference
RTS/SCP-00SWPUva10
Keywords
smart card, terminal
ETSI
650 Route des Lucioles
F-06921 Sophia Antipolis Cedex - FRANCE

Tel.: +33 4 92 94 42 00  Fax: +33 4 93 65 47 16

Siret N° 348 623 562 00017 - NAF 742 C
Association à but non lucratif enregistrée à la
Sous-Préfecture de Grasse (06) N° 7803/88

Important notice
Individual copies of the present document can be downloaded from:
http://www.etsi.org
The present document may be made available in more than one electronic version or in print. In any case of existing or
perceived difference in contents between such versions, the reference version is the Portable Document Format (PDF).
In case of dispute, the reference shall be the printing on ETSI printers of the PDF version kept on a specific network drive
within ETSI Secretariat.
Users of the present document should be aware that the document may be subject to revision or change of status.
Information on the current status of this and other ETSI documents is available at
http://portal.etsi.org/tb/status/status.asp
If you find errors in the present document, please send your comment to one of the following services:
http://portal.etsi.org/chaircor/ETSI_support.asp
Copyright Notification
No part may be reproduced except as authorized by written permission.
The copyright and the foregoing restriction extend to reproduction in all media.

© European Telecommunications Standards Institute 2013.
All rights reserved.

TM TM TM
DECT , PLUGTESTS , UMTS and the ETSI logo are Trade Marks of ETSI registered for the benefit of its Members.
TM
3GPP and LTE™ are Trade Marks of ETSI registered for the benefit of its Members and
of the 3GPP Organizational Partners.
GSM® and the GSM logo are Trade Marks registered and owned by the GSM Association.
ETSI

---------------------- Page: 2 ----------------------
Release 10 3 ETSI TS 102 694-2 V10.1.0 (2013-09)
Contents
Intellectual Property Rights . 10
Foreword . 10
Introduction . 10
1 Scope . 11
2 References . 11
2.1 Normative references . 11
2.2 Informative references . 12
3 Definitions, symbols and abbreviations . 12
3.1 Definitions . 12
3.2 Symbols . 13
3.3 Abbreviations . 13
3.4 Formats . 14
3.4.1 Format of the table of optional features . 14
3.4.2 Format of the applicability table . 14
3.4.3 Status and Notations . 14
4 Test environment . 15
4.1 Table of optional features . 15
4.2 Applicability table . 16
4.3 Information to be provided by the DUT supplier . 21
4.4 Test equipment . 21
4.4.1 Measurement/setting uncertainties . 21
4.4.2 Default conditions for DUT operation . 22
4.4.2.1 Temperature . 22
4.4.2.2 TS 102 221 interface contacts (CLK, RST, I/O) and contact Vcc . 22
4.4.2.3 TS 102 600 interface contacts (IC_DP, IC_DM) . 23
4.4.2.4 TS 102 613 interface contact (SWIO) . 23
4.4.2.5 Status of UICC interfaces . 24
4.4.2.6 Characteristics of LLC's . 24
4.4.2.6.1 ACT LLC . 24
4.4.2.6.2 SHDLC LLC . 24
4.4.2.6.3 CLT LLC . 24
4.4.3 Minimum/maximum conditions for DUT operation . 24
4.4.3.1 Temperature . 24
4.4.3.2 Contact Vcc . 24
4.5 Test execution . 25
4.5.1 Parameter variations . 25
4.5.2 Execution requirements . 25
4.6 Pass criterion . 25
5 Test cases . 26
5.1 Principle of the Single Wire Protocol . 26
5.2 System architecture . 26
5.2.1 General overview . 26
5.2.2 TS 102 221 support . 26
5.2.2.1 Conformance requirements . 26
5.2.3 Configurations . 26
5.2.3.1 Conformance requirements . 26
5.2.3.2 Test case 1: Global Interface bytes of the ATR . 27
5.2.3.2.1 Test execution . 27
5.2.3.2.2 Initial conditions . 27
5.2.3.2.3 Test procedure . 27
5.2.3.3 Test case 2: interaction with TS 102 221 interface - SWP activation while the UICC receives
data . 27
5.2.3.3.1 Test execution . 27
ETSI

---------------------- Page: 3 ----------------------
Release 10 4 ETSI TS 102 694-2 V10.1.0 (2013-09)
5.2.3.3.2 Initial conditions . 27
5.2.3.3.3 Test procedure . 27
5.2.3.4 Test case 3: interaction with TS 102 221 interface - SWP activation while the UICC sends data . 28
5.2.3.4.1 Test execution . 28
5.2.3.4.2 Initial conditions . 28
5.2.3.4.3 Test procedure . 28
5.2.4 Interaction with other interfaces . 28
5.2.4.1 Conformance requirements . 28
5.2.4.2 Test case 1: interaction with TS 102 221 interface - TS 102 221 clock stop . 28
5.2.4.2.1 Test execution . 28
5.2.4.2.2 Initial conditions . 29
5.2.4.2.3 Test procedure . 29
5.2.4.3 Test case 2: interaction with TS 102 221 interface - TS 102 221 reset . 29
5.2.4.3.1 Test execution . 29
5.2.4.3.2 Initial conditions . 29
5.2.4.3.3 Test procedure . 29
5.2.4.4 Test case 3: interaction with TS 102 221 interface - SWP deactivation while the UICC receives
data . 30
5.2.4.4.1 Test execution . 30
5.2.4.4.2 Initial conditions . 30
5.2.4.4.3 Test procedure . 30
5.2.4.5 Test case 4: interaction with TS 102 221 interface - SWP deactivation while the UICC sends data . 30
5.2.4.5.1 Test execution . 30
5.2.4.5.2 Initial conditions . 30
5.2.4.5.3 Test procedure . 31
5.2.4.6 Test case 5: interaction with TS 102 221 interface - reset SWP while the UICC receives data . 31
5.2.4.6.1 Test execution . 31
5.2.4.6.2 Initial conditions . 31
5.2.4.6.3 Test procedure . 31
5.2.4.7 Test case 6: interaction with TS 102 221 interface - reset SWP while the UICC sends data . 32
5.2.4.7.1 Test execution . 32
5.2.4.7.2 Initial conditions . 32
5.2.4.7.3 Test procedure . 32
5.2.4.8 Test case 7: interaction with TS 102 221 interface - activate SWP in TS 102 221 clock stop . 32
5.2.4.8.1 Test execution . 32
5.2.4.8.2 Initial conditions . 32
5.2.4.8.3 Test procedure . 33
5.3 Physical characteristic s . 33
5.3.1 Temperature range for card operations . 33
5.3.1.1 Conformance requirements . 33
5.3.2 Contacts . 33
5.3.2.1 Provision of contacts . 33
5.3.2.1.1 Conformance requirements . 33
5.3.2.2 Contact activation and deactivation . 33
5.3.2.2.1 Conformance requirements . 33
5.3.2.3 Interface activation . 34
5.3.2.3.1 Conformance requirements . 34
5.3.2.3.2 Test case 1: initial activation in low power mode . 35
5.3.2.3.3 Test case 2: initial activation in low power mode with corrupted frames . 35
5.3.2.3.4 Test case 3: no activation. 36
5.3.2.3.5 Void . 36
5.3.2.3.6 Test case 5: full power mode activation . 36
5.3.2.3.7 Test case 6: low power mode activation with re-transmission of ACT_SYNC. 37
5.3.2.3.8 Test case 7: full power mode activation with re-transmission of ACT_SYNC . 37
5.3.2.3.9 Void . 38
5.3.2.3.10 Test case 9: low power mode activation with multiple re-transmission of ACT_SYNC . 38
5.3.2.3.11 Test case 10: full power mode activation with re-transmission of ACT_READY . 38
5.3.2.3.12 Test case 11: full power mode activation with multiple re-transmission of ACT_SYNC . 39
5.3.2.3.13 Test case 12: subsequent activation in low power mode . 40
5.3.2.3.14 Test case 13: subsequent activation in full power mode . 40
5.3.2.3.15 Void . 41
5.3.2.4 Behaviour of a UICC in a terminal not supporting SWP . 41
ETSI

---------------------- Page: 4 ----------------------
Release 10 5 ETSI TS 102 694-2 V10.1.0 (2013-09)
5.3.2.4.1 Conformance requirements . 41
5.3.2.4.2 Test case 1: detect terminal not supporting SWP by TERMINAL CAPABILITIES, classes B
and C . 41
5.3.2.4.3 Test case 2: detect terminal not supporting SWP by TERMINAL CAPABILITIES, class A . 41
5.3.2.5 Behaviour of a terminal connected to a UICC not supporting SWP . 42
5.3.2.6 Inactive contacts . 42
5.4 Electrical characteristics . 42
5.4.1 Operating conditions . 42
5.4.1.1 Operating conditions . 42
5.4.1.2 Supply voltage classes. 42
5.4.1.2.1 Conformance requirements . 42
5.4.1.2.2 Test case 1: TS 102 221 voltage classes B and C support . 42
5.4.1.3 Vcc (C1) low power mode definition . 43
5.4.1.3.1 Conformance requirements . 43
5.4.1.3.2 Test case 1: operation in low power mode . 43
5.4.1.4 Signal S1 . 44
5.4.1.4.1 Conformance requirements . 44
5.4.1.4.2 Test case 1: S1 communication in voltage class B . 44
5.4.1.4.3 Test case 2: S1 communication in voltage class C, full power mode . 45
5.4.1.4.4 Test case 3: S1 communication in low power mode. 46
5.4.1.5 Signal S2 . 47
5.4.1.5.1 Signal S2. 47
5.4.1.5.2 Operating current for S2 . 47
5.5 Physical transmission layer . 51
5.5.1 S1 Bit coding and sampling time . 51
5.5.1.1 Conformance requirements . 51
5.5.1.2 Test case 1: communication with timing variation, default bit duration . 51
5.5.1.2.1 Test execution . 51
5.5.1.2.2 Initial conditions . 51
5.5.1.2.3 Test procedure . 52
5.5.1.3 Test case 2: communication with timing variation, extended bit duration . 52
5.5.1.3.1 Test execution . 52
5.5.1.3.2 Initial conditions . 52
5.5.1.3.3 Test procedure . 53
5.5.1.4 Test case 3: S1 rise and fall time . 53
5.5.1.4.1 Test execution . 53
5.5.1.4.2 Initial conditions . 53
5.5.1.4.3 Test procedure . 54
5.5.1.5 Test case 4: measurement of C6 input capacitance . 54
5.5.1.5.1 Test execution . 54
5.5.1.5.2 Initial conditions . 54
5.5.1.5.3 Test procedure . 54
5.5.1.5.4 Example for C6 input capacitance test implementation (informative) . 54
5.5.1.6 Test case 5: communication with variation in bit duration . 55
5.5.1.6.1 Test execution . 55
5.5.1.6.2 Initial conditions . 55
5.5.1.6.3 Test procedure . 55
5.5.2 S2 switching management . 55
5.5.2.1 Conformance requirements . 55
5.5.2.2 Test case 1: S2 switching management . 55
5.5.2.2.1 Test execution . 55
5.5.2.2.2 Initial conditions . 55
5.5.2.2.3 Test procedure . 55
5.5.3 SWP interface states management . 56
5.5.3.1 Conformance requirements . 56
5.5.3.2 Test case 1: SWP interface states management by the UICC . 56
5.5.3.2.1 Test execution . 56
5.5.3.2.2 Initial conditions . 56
5.5.3.2.3 Test procedure . 56
5.5.4 Power mode states/transitions and Power saving mode . 57
5.5.4.1 Conformance requirements . 57
5.5.4.2 Test case 1: power states in low power mode (ACT_POWER_MODE) . 58
ETSI

---------------------- Page: 5 ----------------------
Release 10 6 ETSI TS 102 694-2 V10.1.0 (2013-09)
5.5.4.2.1 Test execution . 58
5.5.4.2.2 Initial conditions . 58
5.5.4.2.3 Test procedure . 58
5.5.4.3 Test case 2: power states in low p
...

Questions, Comments and Discussion

Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.