ETSI TR 102 300-7 V1.3.1 (2026-05)

Terrestrial Trunked Radio (TETRA); Voice plus Data (V+D): Designers' guide; Part 7: TETRA High-Speed Data (HSD); TETRA Enhanced Data Service (TEDS)

RTR/TCCE-06229

General Information

• Status: Not Published
• Technical Committee: TCCE 6 - TCCE Security
• Current Stage: 12 - Citation in the OJ (auto-insert)
• Due Date: 07-May-2026
• Completion Date: 05-May-2026

Standards Content (Sample)

TECHNICAL REPORT
Terrestrial Trunked Radio (TETRA);
Voice plus Data (V+D): Designers' guide;
Part 7: TETRA High-Speed Data (HSD);
TETRA Enhanced Data Service (TEDS)

2 ETSI TR 102 300-7 V1.3.1 (2026-05)

Reference
RTR/TCCE-06229
Keywords
data, service, TETRA
ETSI
650 Route des Lucioles
F-06921 Sophia Antipolis Cedex - FRANCE

Tel.: [phone]  Fax: [phone]

Siret N° 348 623 562 00017 - APE 7112B
Association à but non lucratif enregistrée à la
Sous-Préfecture de Grasse (06) N° w061004871

Important notice
The present document can be downloaded from the
ETSI Search & Browse Standards application.
The present document may be made available in electronic versions and/or in print. The content of any electronic and/or
print versions of the present document shall not be modified without the prior written authorization of ETSI. In case of any
existing or perceived difference in contents between such versions and/or in print, the prevailing version of an ETSI
deliverable is the one made publicly available in PDF format on ETSI deliver repository.
Users should be aware that the present document may be revised or have its status changed,
this information is available in the Milestones listing.
If you find errors in the present document, please send your comments to
the relevant service listed under Committee Support Staff.
If you find a security vulnerability in the present document, please report it through our
Coordinated Vulnerability Disclosure (CVD) program.
Notice of disclaimer & limitation of liability
The information provided in the present deliverable is directed solely to professionals who have the appropriate degree of
experience to understand and interpret its content in accordance with generally accepted engineering or
other professional standard and applicable regulations.
No recommendation as to products and services or vendors is made or should be implied.
No representation or warranty is made that this deliverable is technically accurate or sufficient or conforms to any law
and/or governmental rule and/or regulation and further, no representation or warranty is made of merchantability or fitness
for any particular purpose or against infringement of intellectual property rights.
In no event shall ETSI be held liable for loss of profits or any other incidental or consequential damages.

Any software contained in this deliverable is provided "AS IS" with no warranties, express or implied, including but not
limited to, the warranties of merchantability, fitness for a particular purpose and non-infringement of intellectual property
rights and ETSI shall not be held liable in any event for any damages whatsoever (including, without limitation, damages
for loss of profits, business interruption, loss of information, or any other pecuniary loss) arising out of or related to the use
of or inability to use the software.
Copyright Notification
No part may be reproduced in any form or by any means except for the purpose of implementation of standards.
The content of the PDF version shall not be modified without the written authorization of ETSI.
The copyright and the foregoing restriction extend to reproduction in all media.

© ETSI 2026.
All rights reserved.
ETSI
3 ETSI TR 102 300-7 V1.3.1 (2026-05)
Contents
Intellectual Property Rights . 9
Foreword . 9
Modal verbs terminology . 9
1 Scope . 10
2 References . 10
2.1 Normative references . 10
2.2 Informative references . 10
3 Definition of terms, symbols and abbreviations . 12
3.1 Terms . 12
3.2 Symbols . 19
3.3 Abbreviations . 19
4 TETRA layered architecture . 23
4.1 OSI reference model . 23
4.2 TETRA protocol stack . 24
4.2.1 Protocol architecture . 24
4.2.2 Inter-layer communication . 25
4.2.3 Testable boundaries . 26
4.2.4 Service access points . 26
5 Overview of TETRA High-Speed Data (HSD) . . 26
5.1 Introduction . 26
5.2 Physical layer and lower MAC layer enhancements . 28
5.3 Higher protocol layer enhancements . 29
5.4 Services and applications . 29
6 Physical layer and lower MAC . 30
6.1 Physical resources . 30
6.2 TDMA frame structure . 31
6.3 Slot structure . 32
6.3.1 Slot structure for phase modulation . 32
6.3.2 Slot structure for QAM . 33
6.4 Radio transmission burst structure . 34
6.4.1 Burst structure for phase modulation . 34
6.4.2 Burst structure for QAM . 36
6.4.3 Burst structure formats . 37
6.4.3.1 Phase modulated burst formats . 37
6.4.3.2 QAM modulated burst formats . 38
6.5 Channel structure . 39
6.5.0 General . 39
6.5.1 Logical channels in phase modulation . 39
6.5.1.0 Logical channel categories . 39
6.5.1.1 Control CHannel (CCH) . 40
6.5.1.2 Traffic CHannel (TCH) . 40
6.5.2 QAM channels . 41
6.5.3 Mapping of logical channels into physical channels . 42
6.5.3.1 Mapping in phase modulation . 42
6.5.3.2 Mapping in QAM . 42
6.6 Reference configuration . 43
6.6.1 Reference configuration for phase modulation . 43
6.6.2 Reference configuration for QAM . 44
6.7 Modulation . 44
6.7.1 Phase modulation . 44
6.7.2 QAM . 46
6.7.2.1 Modulation types . 46
6.7.2.2 Bit to symbol mapping . 46
ETSI
4 ETSI TR 102 300-7 V1.3.1 (2026-05)
6.7.2.3 Comparison of gross bit rates . 50
6.8 Error control (lower MAC) . 50
6.8.1 General . 50
6.8.2 Error control schemes for phase modulation . 52
6.8.3 Error control schemes for QAM channels . 53
6.8.3.0 General . 53
6.8.3.1 Slot Information CHannel - QAM/Uplink (SICH-Q/U). 54
6.8.3.2 Slot Information CHannel - QAM/Downlink (SICH-Q/D) . 54
6.8.3.3 Access Assignment CHannel - QAM (AACH-Q). 55
6.8.3.4 Signalling Channel - QAM/Half slot Uplink (SCH-Q/HU) . 55
6.8.3.5 Signalling CHannel - QAM/Uplink (SCH-Q/U) . 56
6.8.3.6 Signalling CHannel - QAM/Downlink (SCH-Q/D) and Broadcast Network CHannel - QAM
(BNCH-Q) . 56
6.8.3.7 Signalling CHannel - QAM/Random Access (SCH-Q/RA) . 56
6.8.3.8 Broadcast Synchronization CHannel - QAM (BSCH-Q) . 57
6.8.3.9 Signalling CHannel data set B - QAM (SCH-Q/B) . 57
6.8.4 Coding for phase modulation . 57
6.8.4.1 General . 57
6.8.4.2 16-state Rate-Compatible Punctured Convolutional (RCPC) codes . 57
6.8.4.3 Shortened (30,14) Reed-Muller block codes . 59
6.8.4.4 Cyclic Redundancy Check (CRC) block code . 59
6.8.5 Coding for QAM channels . 60
6.8.5.0 General . 60
6.8.5.1 8-state Parallel Concatenated Convolutional Code (PCCC) for QAM . 61
6.8.5.1.0 PCCC encoding . 61
6.8.5.1.1 Encoding by the upper 8-state RSC encoder of rate 1/2 . 61
6.8.5.1.2 Interleaving by the quadratic-congruence interleaver . 62
6.8.5.1.3 Encoding the interleaved bits by the lower 8 state RSC encoder of rate 1/2 . 63
6.8.5.1.4 Merging the systematic and parity bits for the PCCC encoder . 63
6.8.5.1.5 Puncturing scheme for the PCCC encoder . 63
6.8.5.1.6 Puncturing mask for the PCCC encoder with coding rate 2/3 . 64
6.8.5.1.7 Puncturing mask for the PCCC encoder with coding rate 1/2 . 64
6.8.5.2 (16,5) Reed-Muller (RM) code for QAM . 64
6.8.6 Interleaving for phase modulation . 64
6.8.7 Interleaving for QAM channels . 65
6.8.8 Scrambling . 66
6.8.8.1 General . 66
6.8.8.2 Scrambling method . 66
6.9 Synchronization and channel estimation . 67
6.9.1 Frequency and time synchronization . 67
6.9.1.1 Requirements . 67
6.9.1.1.1 BS requirements . 67
6.9.1.1.2 MS requirements . 67
6.9.1.2 Synchronization on a CA cell. 67
6.9.1.2.1 Initial synchronization via π/4-DQPSK plus π/8-D8PSK - CA . 67
6.9.1.2.2 Fine synchronization in QAM channels - CA . 68
6.9.1.3 Synchronization on a DA cell . 70
6.9.2 Channel estimation in QAM channels . 71
6.10 Power control . 72
6.11 Link adaptation in TETRA high speed channels . 72
7 Higher layer protocol. 73
7.1 Protocol architecture. 73
7.1.1 General packet data aspects . 73
7.1.2 Architecture of the TETRA protocol stack . 73
7.2 Multimedia Exchange layer . 75
7.2.1 General MEX features . 75
7.2.2 MEX routing services . 75
7.2.3 MEX precedence . 75
7.3 Subnetwork Dependent Convergence Protocol layer . 76
7.3.1 Outline of SNDCP . 76
7.3.2 Application-level QoS parameters . 79
ETSI
5 ETSI TR 102 300-7 V1.3.1 (2026-05)
7.3.3 QoS negotiation . 81
7.3.4 QoS filtering information for secondary PDP contexts . 81
7.3.5 Assignment of PDP contexts to layer 2 communication links . 82
7.3.6 Choice of layer 2 communication link parameters . 82
7.3.7 Selection of channel . 83
7.3.7.1 Initial PDCH access . 83
7.3.7.2 Changing PDCH requirements . 83
7.3.8 Header and data compression . 84
7.3.9 Data priority in SNDCP . 84
7.3.10 Reconnection following cell reselection . 84
7.4 Operation of the data link layer (layer 2) protocol . 85
7.4.1 Structure of the data link layer . 85
7.4.2 Control channel usage . 86
7.4.2.1 Common control channels and assigned channels . 86
7.4.2.1.1 General . 86
7.4.2.1.2 Common control channels . 86
7.4.2.1.3 Assigned channels . 87
7.4.2.1.4 Sharing channels between cells . 88
7.4.2.2 π/4-DQPSK channel . 89
7.4.2.3 D8PSK channel . 89
7.4.2.4 QAM channel . 89
7.4.2.5 Slot and TDMA frame arrangement on uplink and downlink . 90
7.4.2.6 Minimum mode for CA . 91
7.4.2.7 Discontinuous downlink transmissions - time-sharing mode . 91
7.4.2.8 Independent allocation of uplink and downlink . 92
7.4.3 Communication links provided by the LLC . 92
7.4.3.1 General . 92
7.4.3.2 Basic link . 93
7.4.3.3 Advanced link . 94
7.4.3.4 Advanced link usage . 95
7.4.3.4.1 Advanced link set-up . 95
7.4.3.4.2 Segment size for advanced link . 96
7.4.3.5 Layer 2 signalling . 97
7.4.4 Some MAC processes . 98
7.4.4.1 General . 98
7.4.4.2 Addressing . 99
7.4.4.2.1 General . 99
7.4.4.2.2 Layer 2 addressing . 100
7.4.4.3 Random access . 100
7.4.4.3.1 General . 100
7.4.4.3.2 Overview of random access channel on 25 kHz channel . 102
7.4.4.3.3 Overview of random access channel on 50 kHz, 100 kHz or 150 kHz QAM channel . 104
7.4.4.4 Reserved access . 105
7.4.4.4.1 Use of reserved access . 105
7.4.4.4.2 Basic slot granting . 105
7.4.4.4.3 Multiple slot granting . 105
7.4.4.5 Channel allocation . 106
7.4.4.6 Power control . 107
7.4.4.6.1 General . 107
7.4.4.6.2 Open loop power control . 107
7.4.4.6.3 Closed loop power control . 108
7.5 Link adaptation on D8PSK or QAM channel . 108
7.5.1 General . 108
7.5.2 Algorithm using predefined choice of bit rates . 109
7.5.3 Algorithm adapting with channel conditions . 110
7.6 Energy economy and napping . 111
7.6.0 Methods for reduced reception . 111
7.6.1 Energy economy, dual watch and part-time reception on common control channel . 112
7.6.1.1 Energy economy mode . 112
7.6.1.2 Dual watch mode . 113
7.6.1.3 Part-time reception on multi-slot MCCH-Q . 113
7.6.2 Napping on assigned channel. 114
ETSI
6 ETSI TR 102 300-7 V1.3.1 (2026-05)
7.7 Data priority . 115
7.8 Scheduled access . 116
7.8.1 General . 116
7.8.2 MS operation for sending scheduled messages . 117
7.8.3 Schedule timing . 118
7.9 Cell and channel selection . 118
7.9.1 General . 118
7.9.2 Cell selection/reselection . 118
7.9.2.1 Cell selection . 118
7.9.2.2 Cell reselection . 119
7.9.3 Assigned channel types and channel classes . 120
7.9.3.1 General . 120
7.9.3.2 Examples . 121
7.9.4 Network broadcast . 125
7.9.4.1 Broadcast information . 125
7.9.4.2 Acquiring cell synchronization and network information . 126
7.9.4.2.1 Acquiring cell synchronization and network information on a CA cell . 126
7.9.4.2.2 Acquiring cell synchronization and network information on a DA cell . 126
7.9.5 Serving cell surveillance . 127
7.9.6 PDCH channel assignment . 127
7.9.7 Assigned channel replacement . 127
7.9.8 MS MAC measurements and path loss calculation . 128
7.10 Circuit mode calls . 129
7.11 Short data and SDS-TL . 130
7.12 Registration and group attachment . 130
7.13 Classes of MS . 131
7.13.1 General . 131
7.13.2 MS fast switching or duplex capability. 132
7.13.2.0 General . 132
7.13.2.1 Frequency half duplex operation . 132
7.13.2.1.1 Frequency half duplex capability. 132
7.13.2.1.2 Fast switching capability . 132
7.13.2.2 Frequency full duplex operation . 133
8 System and RF aspects . 133
8.1 Frequency bands and spectrum allocation issues . 133
8.1.1 European spectrum allocations . 133
8.1.2 Position outside Europe . 134
8.2 Tx specifications . 134
8.2.0 General . 134
8.2.1 Transmitter nominal power and time mask . 135
8.2.1.1 Transmitter power classes and nominal power . 135
8.2.1.2 Transmitter output power time mask . 136
8.2.2 Transmitter specifications for phase modulation . 137
8.2.2.1 Vector error magnitude requirement at symbol time for phase modulation . 137
8.2.2.2 Maximum adjacent power levels for phase modulation . 138
8.2.2.3 Wide-band noise limits for phase modulation . 138
8.2.3 Transmitter specifications for QAM . 139
8.2.3.1 Vector error magnitude requirement at symbol time for QAM . 139
8.2.3.2 Limits to emission on adjacent channels in QAM . 140
8.2.3.3 Wideband noise limits in QAM . 140
8.3 RX specifications . 141
8.3.1 General . 141
8.3.2 Receiver specifications for phase modulation. 142
8.3.2.0 General . 142
8.3.2.1 Receiver class . 142
8.3.2.2 Dynamic reference sensitivity performance for phase modulation . 143
8.3.2.3 Static reference sensitivity performance for phase modulation . 145
8.3.2.4 Receiver performance at reference interference ratios for phase modulation . 146
8.3.3 Receiver specifications for QAM . 149
8.3.3.0 General . 149
8.3.3.1 Dynamic reference sensitivity performance for QAM . 149
ETSI
7 ETSI TR 102 300-7 V1.3.1 (2026-05)
8.3.3.2 Static reference sensitivity performance for QAM . 151
8.3.3.3 Receiver performance at reference interference ratios for QAM . 152
8.3.3.3.1 Adjacent channel interference . 152
8.3.3.3.2 Co-channel interference . 152
8.3.3.4 Relationship between EbN0 and receiver sensitivity . 153
8.4 Propagation models . 154
8.4.1 Modified Hata model . 154
8.4.2 Urban environment . 154
8.4.3 Suburban environment . 154
8.4.4 Open area environment . 155
8.4.5 Reduced expression for Lm versus distance . 155
8.4.6 Slow varying log-normal component (Ls) . 155
8.4.6.1 Components of received signal strength . 155
8.4.6.2 Coverage probability at a distance r from transmitter . 156
8.4.7 Tap delay model for performance simulations. 156
8.4.8 High velocity (e.g. trainborne) TETRA HSD . 157
9 Channel performance in QAM channels . 160
9.0 General . 160
9.1 Permissible modulation, coding rate and channel BW combinations . 160
9.2 Coded channel performance . 161
9.2.1 Noise performance . 161
9.2.2 Interference performance . 172
9.3 Uncoded channel performance . 173
9.3.1 Noise performance . 173
9.3.2 Interference performance . 181
10 Typical link budget calculations . 182
10.1 System parameters . 182
10.2 Downlink model . 183
10.3 Uplink model . 183
10.4 Range versus throughput trade-offs . 184
10.4.1 Range of TETRA HSD channels in urban environment .
...