IEC 60191-6-6:2001

Mechanical standardization of semiconductor devices - Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA)

IEC 60191-6-6:2001 provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch land grid array (hereinafter called FLGA) whose terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is square.

Normalisation mécanique des dispositifs à semiconducteurs - Partie 6-6: Règles générales pour la préparation des dessins d'encombrement des dispositifs à semiconducteurs à montage en surface - Guide de conception des dispositifs FLGA

La CEI 60191-6-6:2001 fournit les dessins d'encombrement et les dimensions courants de tous les types de structures et de matériaux composés des boîtiers matriciels à plots et à pas fin (appelés ci-après FLGA) dont le pas des bornes est inférieur ou égal à 0,80 mm et dont l'encombrement du corps du boîtier est carré.

General Information

• Status: Published
• Publication Date: 21-Mar-2001
• ICS: 01 - GENERALITIES. TERMINOLOGY. STANDARDIZATION. DOCUMENTATION
• ICS: 31.080.01 - Semiconductor devices in general
• Technical Committee: SC 47D - Semiconductor devices packaging
• Drafting Committee: WG 2 - TC 47/SC 47D/WG 2
• Current Stage: PPUB - Publication issued
• Start Date: 15-Apr-2001
• Completion Date: 22-Mar-2001

Standards Content (Sample)

INTERNATIONAL IEC
STANDARD
60191-6-6
First edition
2001-03
Mechanical standardization of semiconductor
devices –
Part 6-6:
General rules for the preparation of outline
drawings of surface mounted semiconductor
device packages – Design guide for fine pitch
land grid array (FLGA)
Normalisation mécanique des dispositifs à semi-conducteurs –
Partie 6-6:
Règles générales pour la préparation des dessins
d'encombrement des dispositifs à semiconducteurs
pour montage en surface – Guide de conception
des dispositifs FLGA
Reference number
Publication numbering
As from 1 January 1997 all IEC publications are issued with a designation in the
60000 series. For example, IEC 34-1 is now referred to as IEC 60034-1.
Consolidated editions
The IEC is now publishing consolidated versions of its publications. For example,
edition numbers 1.0, 1.1 and 1.2 refer, respectively, to the base publication, the
base publication incorporating amendment 1 and the base publication incorporating
amendments 1 and 2.
Further information on IEC publications
The technical content of IEC publications is kept under constant review by the IEC,
thus ensuring that the content reflects current technology. Information relating to
this publication, including its validity, is available in the IEC Catalogue of
publications (see below) in addition to new editions, amendments and corrigenda.
Information on the subjects under consideration and work in progress undertaken
by the technical committee which has prepared this publication, as well as the list
of publications issued, is also available from the following:
• IEC Web Site (www.iec.ch)
• Catalogue of IEC publications
The on-line catalogue on the IEC web site (www.iec.ch/catlg-e.htm) enables
you to search by a variety of criteria including text searches, technical
committees and date of publication. On-line information is also available on
recently issued publications, withdrawn and replaced publications, as well as
corrigenda.
• IEC Just Published
This summary of recently issued publications (www.iec.ch/JP.htm) is also
available by email. Please contact the Customer Service Centre (see below) for
further information.
• Customer Service Centre
If you have any questions regarding this publication or need further assistance,
please contact the Customer Service Centre:
Email: [e-mail]
Tel: [phone]
Fax: [phone]
INTERNATIONAL IEC
STANDARD
60191-6-6
First edition
2001-03
Mechanical standardization of semiconductor
devices –
Part 6-6:
General rules for the preparation of outline
drawings of surface mounted semiconductor
device packages –
Design guide for fine pitch land grid array (FLGA)
Normalisation mécanique des dispositifs à semi-conducteurs –
Partie 6-6:
Règles générales pour la préparation des dessins
d'encombrement des dispositifs à semiconducteurs
pour montage en surface – Guide de conception
des dispositifs FLGA
 IEC 2001  Copyright - all rights reserved
No part of this publication may be reproduced or utilized in any form or by any means, electronic or
mechanical, including photocopying and microfilm, without permission in writing from the publisher.
International Electrotechnical Commission 3, rue de Varembé Geneva, Switzerland
Telefax: [phone] e-mail: [e-mail] IEC web site http://www.iec.ch
Commission Electrotechnique Internationale
PRICE CODE
M
International Electrotechnical Commission
For price, see current catalogue

– 2 – 60191-6-6 © IEC:2001(E)
INTERNATIONAL ELECTROTECHNICAL COMMISSION
___________
MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –
Part 6-6: General rules for the preparation of outline drawings
of surface mounted semiconductor device packages –
Design guide for fine-pitch land grid array (FLGA)
FOREWORD
1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising
all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote
international co-operation on all questions concerning standardization in the electrical and electronic fields. To
this end and in addition to other activities, the IEC publishes International Standards. Their preparation is
entrusted to technical committees; any IEC National Committee interested in the subject dealt with may
participate in this preparatory work, International, governmental and non-governmental organizations liaising
with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization
for Standardization (ISO) in accordance with conditions determined by agreement between the two
organizations.
2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an
international consensus of opinion on the relevant subjects since each technical committee has representation
from all interested National Committees.
3) The documents produced have the form of recommendations for international use and are published in the form
of standards, technical specifications, technical reports or guides and they are accepted by the National
Committees in that sense.
4) In order to promote international unification, IEC National Committees undertake to apply IEC International
Standards transparently to the maximum extent possible in their national and regional standards. Any
divergence between the IEC Standard and the corresponding national or regional standard shall be clearly
indicated in the latter.
5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any
equipment declared to be in conformity with one of its standards.
6) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject
of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.
International Standard IEC 60191-6-6 has been prepared by subcommittee 47D: Mechanical
standardization of semiconductor devices, of IEC technical committee 47: Semiconductor
devices.
The text of this standard is based on the following documents:
FDIS Report on voting
47D/404/FDIS 47D/421/RVD
Full information on the voting for the approval of this standard can be found in the report on
voting indicated in the above table.
This publication has been drafted in accordance with the ISO/IEC Directives, Part 3.
The committee has decided that the contents of this publication will remain unchanged until
2003. At this date, the publication will be
reconfirmed;
withdrawn;
replaced by a revised edition, or
amended.
A bilingual version of this standard may be issued at a later date.

60191-6-6 © IEC:2001(E) – 3 –
INTRODUCTION
The demand for area array style packages exists because of the multi-functions and high
performance of electrical equipment. The objective of this design guide is to standardize
outlines and to get interchangeability of FLGA packages. The terminal pitch and package
outlines of these fine-pitch array packages are smaller than those of LGA packages.

– 4 – 60191-6-6 © IEC:2001(E)
MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –
Part 6-6: General rules for the preparation of outline drawings
of surface mounted semiconductor device packages –
Design guide for fine-pitch land grid array (FLGA)
1 Scope
This part of IEC 60191 provides common outline drawings and dimensions for all types of
structures and composed materials of fine-pitch land grid array (hereinafter called FLGA)
whose terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is
square.
2 Normative references
The following normative documents contain provisions which, through reference in this text,
constitute provisions of this part of IEC 60191. For dated references, subsequent amendments
to, or revisions of, any of these publications do not apply. However, parties to agreements
based on this part of IEC 60191 are encouraged to investigate the possibility of applying the
most recent editions of the normative documents indicated below. For undated references, the
latest edition of the normative document referred to applies. Members of IEC and ISO maintain
registers of currently valid International Standards.
IEC 60191 (all parts), Mechanical standardization of semiconductor devices
3 Definitions
For the purposes of this part of IEC 60191, the following definitions, as well as those given in
the other parts of this standard, apply.
3.1
flanged type
type whose package body size (body length and width) consists of its own flange composed
around the encapsulation or lid
3.2
type of real chip size
type whose package body size (body length and width) consists of an encapsulation around the
real chip only
3.3
FLGA
packages with metal lands or metal bumps of which the terminal height is less than, or equal
to, 100 μm, and whose terminal pitch is less than, or equal to, 0,80 mm, positioned in an array
on the base plane of the package as external terminals
This package structure makes it possible to surface-mount the packages to the printed circuit
board
60191-6-6 © IEC:2001(E) – 5 –
3.4
material designation
FLGA packages are classified according to the following two material designations:
3.4.1
plastic type (P-FLGA)
plastic-
...

IEC 60191-6-6 ®
Edition 1.0 2001-03
INTERNATIONAL
STANDARD
NORME
INTERNATIONALE
Mechanical standardization of semiconductor devices –
Part 6-6: General rules for the preparation of outline drawings of surface
mounted semiconductor device packages – Design guide for fine pitch land grid
array (FLGA)
Normalisation mécanique des dispositifs à semiconducteurs –
Partie 6-6: Règles générales pour la préparation des dessins d'encombrement
des dispositifs à semiconducteurs à montage en surface – Guide de conception
des dispositifs FLGA
All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form
or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from
either IEC or IEC's member National Committee in the country of the requester.
If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication,
please contact the address below or your local IEC member National Committee for further information.

Droits de reproduction réservés. Sauf indication contraire, aucune partie de cette publication ne peut être reproduite ni
utilisée sous quelque forme que ce soit et par aucun procédé, électronique ou mécanique, y compris la photocopie et les
microfilms, sans l'accord écrit de la CEI ou du Comité national de la CEI du pays du demandeur.
Si vous avez des questions sur le copyright de la CEI ou si vous désirez obtenir des droits supplémentaires sur cette
publication, utilisez les coordonnées ci-après ou contactez le Comité national de la CEI de votre pays de résidence.

IEC Central Office Tel.: [phone]
3, rue de Varembé Fax: [phone]
CH-1211 Geneva 20 [e-mail]
Switzerland www.iec.ch
About the IEC
The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes
International Standards for all electrical, electronic and related technologies.

About IEC publications
The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the
latest edition, a corrigenda or an amendment might have been published.

Useful links:
IEC publications search - www.iec.ch/searchpub Electropedia - www.electropedia.org
The advanced search enables you to find IEC publications The world's leading online dictionary of electronic and
by a variety of criteria (reference number, text, technical electrical terms containing more than 30 000 terms and
committee,…). definitions in English and French, with equivalent terms in
It also gives information on projects, replaced and additional languages. Also known as the International
withdrawn publications. Electrotechnical Vocabulary (IEV) on-line.

IEC Just Published - webstore.iec.ch/justpublished Customer Service Centre - webstore.iec.ch/csc
Stay up to date on all new IEC publications. Just Published If you wish to give us your feedback on this publication
details all new publications released. Available on-line and or need further assistance, please contact the
also once a month by email. Customer Service Centre: [e-mail].

A propos de la CEI
La Commission Electrotechnique Internationale (CEI) est la première organisation mondiale qui élabore et publie des
Normes internationales pour tout ce qui a trait à l'électricité, à l'électronique et aux technologies apparentées.

A propos des publications CEI
Le contenu technique des publications de la CEI est constamment revu. Veuillez vous assurer que vous possédez
l’édition la plus récente, un corrigendum ou amendement peut avoir été publié.

Liens utiles:
Recherche de publications CEI - www.iec.ch/searchpub Electropedia - www.electropedia.org
La recherche avancée vous permet de trouver des Le premier dictionnaire en ligne au monde de termes
publications CEI en utilisant différents critères (numéro de électroniques et électriques. Il contient plus de 30 000
référence, texte, comité d’études,…). termes et définitions en anglais et en français, ainsi que
Elle donne aussi des informations sur les projets et les les termes équivalents dans les langues additionnelles.
publications remplacées ou retirées. Egalement appelé Vocabulaire Electrotechnique
International (VEI) en ligne.
Just Published CEI - webstore.iec.ch/justpublished
Service Clients - webstore.iec.ch/csc
Restez informé sur les nouvelles publications de la CEI.
Just Published détaille les nouvelles publications parues. Si vous désirez nous donner des commentaires sur
Disponible en ligne et aussi une fois par mois par email. cette publication ou si vous avez des questions
contactez-nous: [e-mail].
IEC 60191-6-6 ®
Edition 1.0 2001-03
INTERNATIONAL
STANDARD
NORME
INTERNATIONALE
Mechanical standardization of semiconductor devices –

Part 6-6: General rules for the preparation of outline drawings of surface

mounted semiconductor device packages – Design guide for fine pitch land grid

array (FLGA)
Normalisation mécanique des dispositifs à semiconducteurs –

Partie 6-6: Règles générales pour la préparation des dessins d'encombrement

des dispositifs à semiconducteurs à montage en surface – Guide de conception

des dispositifs FLGA
INTERNATIONAL
ELECTROTECHNICAL
COMMISSION
COMMISSION
ELECTROTECHNIQUE
PRICE CODE
INTERNATIONALE
CODE PRIX M
ICS 31.080.01 ISBN 978-2-83220-590-7

– 2 – 60191-6-6 © IEC:2001
INTERNATIONAL ELECTROTECHNICAL COMMISSION
___________
MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –

Part 6-6: General rules for the preparation of outline drawings
of surface mounted semiconductor device packages –
Design guide for fine-pitch land grid array (FLGA)

FOREWORD
1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all
national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international
co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in
addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical
committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory
work, International, governmental and non-governmental organizations liaising with the IEC also participate in this
preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in
accordance with conditions determined by agreement between the two organizations.
2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an international
consensus of opinion on the relevant subjects since each technical committee has representation from all
interested National Committees.
3) The documents produced have the form of recommendations for international use and are published in the form of
standards, technical specifications, technical reports or guides and they are accepted by the National Committees
in that sense.
4) In order to promote international unification, IEC National Committees undertake to apply IEC International
Standards transparently to the maximum extent possible in their national and regional standards. Any divergence
between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the
latter.
5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any
equipment declared to be in conformity with one of its standards.
6) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of
patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.
International Standard IEC 60191-6-6 has been prepared by subcommittee 47D: Mechanical
standardization of semiconductor devices, of IEC technical committee 47: Semiconductor
devices.
This bilingual version (2013-01) corresponds to the monolingual English version, published in
2001-03.
The text of this standard is based on the following documents:
FDIS Report on voting
47D/404/FDIS 47D/421/RVD
Full information on the voting for the approval of this standard can be found in the report on voting
indicated in the above table.
The French version of this standard has not been voted upon.
This publication has been drafted in accordance with the ISO/IEC Directives, Part 3.
The committee has decided that the contents of this publication will remain unchanged until 2003.
At this date, the publication will be
• reconfirmed;
• withdrawn;
• replaced by a revised edition, or
• amended.
60191-6-6 © IEC:2001 – 3 –
INTRODUCTION
The demand for area array style packages exists because of the multi-functions and high
performance of electrical equipment. The objective of this design guide is to standardize outlines
and to get interchangeability of FLGA packages. The terminal pitch and package outlines of these
fine-pitch array packages are smaller than those of LGA packages.

– 4 – 60191-6-6 © IEC:2001
MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –

Part 6-6: General rules for the preparation of outline drawings
of surface mounted semiconductor device packages –
Design guide for fine-pitch land grid array (FLGA)

1 Scope
This part of IEC 60191 provides common outline drawings and dimensions for all types of
structures and composed materials of fine-pitch land grid array (hereinafter called FLGA) whose
terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is square.
2 Normative references
The following normative documents contain provisions which, through reference in this text,
constitute provisions of this part of IEC 60191. For dated references, subsequent amendments to,
or revisions of, any of these publications do not apply. However, parties to agreements based on
this part of IEC 60191 are encouraged to investigate the possibility of applying the most recent
editions of the normative documents indicated below. For undated references, the latest edition
of the normative document referred to applies. Members of IEC and ISO maintain registers of
currently valid International Standards.
IEC 60191 (all parts), Mechanical standardization of semiconductor devices
3 Definitions
For the purposes of this part of IEC 60191, the following definitions, as well as those given in the
other parts of this standard, apply.
3.1
flanged type
type whose package body size (body length and width) consists of its own flange composed
around the encapsulation or lid
3.2
type of real chip size
type whose package body size (body length and width) consists of an encapsulation around the
real chip only
3.3
FLGA
packages with metal lands or metal bumps of which the terminal height is less than, or equal to,
100 µm, and whose terminal pitch is less than, or equal to, 0,80 mm, positioned in an array on the
base plane of the package as external terminals
This package structure makes it possible to surface-mount the packages to the printed circuit
board
60191-6-6 © IEC:2001 – 5 –
3.4
material designation
FLGA packages are classified according to the following two material designations:
3.4.1
plastic type (P-FLGA)
plastic-type classification is assigned to packages which consist of resin substrate as interposer
material (for example, glass-epoxy, poly-imid)
3.4.2
ceramic type (C-FLGA)
ceramic-type classification is assigned to packages which consist of ceramic substrate as
interposer material
– 6 – 60191-6-6 © IEC:2001
IEC  300/01
Design guide for
fine-pitch land grid array family

60191-6-6 © IEC:2001 – 7 –
NOTE 1 Zone of a visible index on the top surface.
NOTE 2 Datum A and B are the axes defined by the terminal positions indicated with datum targets.
NOTE 3 Primary datum S and seating plane to be defined by the method of least squares of spherical crowns of
terminals.
– 8 – 60191-6-6 © IEC:2001
Table 1 – Group 1: Dimensions appropriate to mounting and interchangeability
Limits to be observed Recommended values
Ref. for the dimensions Note
Min. Nom. Max.
mm
n X  1, 2
nD X  1
nE X
A  X A max. = 1,20, 1,70, 2,00 Includes heat slug
Includes package warpage and tilt
A  X A max. = 0,10
1 1
X X X At ceramic FLGA (C-FLGA)
∅b
Min. Nom. Max.
at e = 0,80 0,45 0,50 0,55
at e = 0,65 0,35 0,40 0,45
at e = 0,50 0,25 0,30 0,35
at e = 0,40 0,20 0,25 0,30
At plastic FLGA (P-FLGA)
Min. Nom. Max.
at e = 0,80 0,35 0,40 0,45
at e = 0,65 0,28 0,33 0,38
at e = 0,50 0,20 0,25 0,30
at e = 0,40 0,15 0,20 0,25
D X At flanged type
D = 4,0, 5,0, 6,0, 7,0, 8,0, 9,0, 10,0,
11,0, 12,0, 13,0, 14,0, 15,0, 16,0,
17,0, 18,0, 19,0, 20,0, 21,0
At type of real chip size
D = from 3,1 to 21,0 Dimension range shows nominal
value
E X At flanged type
E = 4,0, 5,0, 6,0, 7,0, 8,0, 9,0, 10,0,
11,0, 12,0, 13,0, 14,0, 15,0, 16,0,
17,0, 18,0, 19,0, 20,0, 21,0
At type of real chip size
E = from 3,1 to 21,0 Dimension range shows nominal
value
e X  e = 0,80, 0,65, 0,50, 0,40
v  X v = 0,15  Includes burrs
w  X at e = 0,80 w = 0,20
at e = 0,65 w = 0,20
at e = 0,50 w = 0,20
at e = 0,40 w = 0,15
x  X at e = 0,80 x = 0,08
at e = 0,65 x = 0,08
at e = 0,50 x = 0,05
at e = 0,40 x = 0,05
60191-6-6 © IEC:2001 – 9 –
Table 1 – (continued)
Limits to be observed Recommended values
Ref. for the dimensions Note
Min. Nom. Max.
mm
...