ISO/IEC 10859:1997
(Main)Information technology — 8-bit backplane interface: STEbus and mechanical core specifications for microcomputers
- BACK
- 10-Sep-1997
- 35.160
- ISO/IEC JTC 1/SC 25
Information technology — 8-bit backplane interface: STEbus and mechanical core specifications for microcomputers
Technologies de l'information — Interface de fond de panier 8 bits — Bus STE
General Information
Relations
This May Also Interest You
This standard specifies interchange and arithmetic formats and methods for binary and decimal floating-point arithmetic in computer programming environments. This standard specifies exception conditions and their default handling. An implementation of a floating-point system conforming to this standard may be realized entirely in software, entirely in hardware, or in any combination of software and hardware. For operations specified in the normative part of this standard, numerical results and exceptions are uniquely determined by the values of the input data, sequence of operations, and destination formats, all under user control.
- Standard74 pagesEnglish languagesale 15% off
- 03-Jun-2020
- 35.160
- 35.200
- ISO/IEC JTC 1/SC 25
The VMEbus specification defines an interfacing system used to interconnect microprocessors, data storage, and peripheral control devices in a closely coupled hardware configuration. The system has been conceived with the following objectives: a) to allow communication between devices on the VMEbus without disturbing the internal activities of other devices interfaced to the VMEbus; b) to specify the electrical and mechanical system characteristics required to design devices that will reliably and unambiguously communicate with other devices interfaced to the VMEbus; c) to specify protocols that precisely define the interaction between the VMEbus and devices interfaced to it; d) to provide terminology and definitions that describe the system protocol; e) to allow a broad range of design latitude so that the designer can optimize cost and/or performance without affecting system compatibility; f) to provide a system where performance is primarily device limited, rather than system interface limited.
- Standard262 pagesEnglish languagesale 15% off
- 14-Dec-2001
- 35.160
- ISO/IEC JTC 1/SC 25
The scalable coherent interface (SCI) provides computer-bus-like services but, instead of a bus, uses a collection of fast point-to-point unidirectional links to provide the far higher throughput needed for high-performance multiprocessor systems. SCI supports distributed, shared memory with optional cache coherence for tightly coupled systems, and message-passing for loosely coupled systems. Initial SCI links are defined at 1 Gbyte/s (16-bit parallel) and 1 Gb/s (serial). For applications requiring modular packaging, an interchangeable module is specified along with connector and power. The packets and protocols that implement transactions are defined and their formal specification is provided in the form of computer programs. In addition to the usual read-and-write transactions, SCI supports efficient multiprocessor lock transactions. The distributed cache-coherence protocols are efficient and can recover from an arbitrary number of transmission failures. SCI protocols ensure forward progress despite multiprocessor conflicts (no deadlocks or starvation).
- Standard272 pagesEnglish languagesale 15% off
- 09-Aug-2000
- 35.160
- ISO/IEC JTC 1/SC 25
This International Standard applies to physical connectors and cables, electrical properties, and logical protocols for point-to-point serial scalable interconnect, operating at speeds of 10 Mbit/s to 200 Mbit/s and at 1 Gbit/s in copper and optic technologies (as developed in Open Microprocessor Systems Initiative/Heterogeneous InterConnect Project (OMI/HIC)). The object of this International Standard is to enable high-performance, scalable, modular, parallel systems to be constructed with low system integration cost; to support communications systems fabric; to provide a transparent implementation of a range of high-level protocols (communications, e.g. ATM, message passing, shared memory transactions, etc.), and to support links between heterogeneous systems.
- Standard162 pagesEnglish languagesale 15% off
- 19-Jul-2000
- 35.160
- ISO/IEC JTC 1/SC 25
- Standard2 pagesEnglish languagesale 15% off
- 19-Jul-2000
- 35.160
- ISO/IEC JTC 1/SC 25
SBus is a high performance computer I/O interface for connecting integrated circuits and SBus Cards to a computer system motherboard. This standard defines the mechanical, electrical, environmental, and protocol requirements for the design of SBus Cards and the computer system motherboard that supports those cards. Every SBus Card shall implement appropriate self-descriptive and initialization firmware using FCode, which is similar to the Forth programming language. The details of this firmware standard are beyond the scope of this standard.1) In addition, other software interfaces may be used for communication with SBus Cards. SBus is intended to provide a high performance I/O bus interface with a small mechanical form factor. The small size, high levels of integration, and low power usage of SBus Cards enable them to be used in laptop computers, compact desktop computers, and other applications requiring similar characteristics. SBus Cards are mounted in a plane parallel to the motherboard of the computer system, allowing the computer system to have a low profile. SBus is not designed as a general purpose backplane bus. SBus allows transfers to be in units of 8, 16, 32, or 64 bits. Burst transfers are allowed to further improve performance. SBus allows a number of SBus Master devices to arbitrate for access to the bus. The chosen SBus Master provides a 32-bit virtual address which the SBus Controller maps to the selection of the proper SBus Slave and the development of the 28-bit physical address for that Slave. The selected SBus Slave then performs the data transfers requested by the SBus Master. Simple SBus Cards may be designed to operate solely as Slaves on the SBus. 1.2 Normative references The following normative documents contain provisions which, through reference in this text, constitute provisions of this International Standard. For dated references, subsequent amendments to, or revisions of, any of these publications do not apply. However, parties to agreements based on this International Standard are encouraged to investigate the possibility of applying the most recent editions of the normative documents indicated below. For undated references, the latest edition of the normative document referred to applies. Members of IEC and ISO maintain registers of currently valid International Standards. IEEE Std 1275:1994, IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices2) 1) A firmware interface standard is under consideration. 2) IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA (standards.ieee.org/).
- Standard103 pagesEnglish languagesale 15% off
- 05-Jul-2000
- 35.160
- ISO/IEC JTC 1/SC 25
This International Standard specifies the logical specifications of STbus which is a highperformance and highly reliable system bus. STbus adopts a synchronous transfer method with a high-speed clock and a split transfer method enabling to minimize bus holding time during one bus operation and to use a bus efficiently. The contents given in this specifications are as follows: a) System bus interface signal provisions; b) Bus operations and transfer protocol for each bus operation; c) Copyback cache coherency control for maintaining consistency between a shared memory and a cache memory of each processor in a multiprocessor system; d) Fault detection function using parity check and duplex configuration for control signals.
- Standard81 pagesEnglish languagesale 15% off
- 30-Nov-1999
- 35.160
- ISO/IEC JTC 1/SC 25
- Standard8 pagesEnglish languagesale 15% off
- 14-Jan-1999
- 31.080.01
- 35.160
- 35.200
- ISO/IEC JTC 1/SC 25
Defines the operation, functions, and attributes of the IEEE 1296 bus standard. Defines a high-performance 32-bit synchronous bus standard. Intended for general purpose applications to optimize block transfers, including protocol for message passing. Intended to support multiple processor modules in a functionally partitioned configuration and heterogeneous processor types in the same system and heterogeneous processor types in the same system.
- Standard130 pagesEnglish languagesale 15% off
- 14-Dec-1994
- 35.160
- ISO/IEC JTC 1/SC 25
Defines the address-space maps, the bus transaction sets, and the node's CSRs. Includes the format and content of the configuration ROM on the node providing the parameters necessary to autoconfigure systems with nonprocessor nodes provided by multiple vendors. The annexes provide background for understanding the usage of this CSR Archtecture specification.
- Standard135 pagesEnglish languagesale 15% off
- 12-Dec-1994
- 35.160
- ISO/IEC JTC 1/SC 25
Questions, Comments and Discussion
Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.