iTeh StandardsiTeh Standards
EURUSD
Your shopping cart is empty.
IEC

IEC 61523-4:2023/COR1:2024

(Corrigendum)

Corrigendum 1 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems

Corrigendum 1 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEC 61523-4:2023 defines the syntax and semantics of a format used to express power intent in energy-aware electronic system design. Power intent includes the concepts and information required for specification and validation, implementation and verification, and modeling and analysis of power-managed electronic systems. This standard also defines the relationship between the power intent captured in this format and design intent captured via other formats (e.g., standard hardware description languages and cell libraries). This is an IEC/IEEE dual logo standard.

General Information

Status
Published
Publication Date
18-Feb-2024
ICS
25.040.01 - Industrial automation systems in general
35.060 - Languages used in information technology
Technical Committee
TC 91 - Electronics assembly technology
Current Stage
PPUB - Publication issued
Start Date
19-Apr-2024
Completion Date
19-Feb-2024
Ref Project

Relations

Corrects
IEC 61523-4:2023 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems
Effective Date
16-Feb-2024

Buy Standard

IEC 61523-4:2023/COR1:2024 - Corrigendum 1 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems Released:2/19/2024IEC 61523-4:2023/COR1:2024 - Corrigendum 1 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems Released:2/19/2024
PreviousNext
Standard
IEC 61523-4:2023/COR1:2024 - Corrigendum 1 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems Released:2/19/2024
English language
10 pages
sale 15% off
Preview
sale 15% off
Preview

Standards Content (Sample)


© IEC 2024
INTERNATIONAL ELECTROTECHNICAL COMMISSION
____________
IEC 61523-4
Edition 2.0  2023-09
DELAY AND POWER CALCULATION STANDARDS –

Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems

CO RRI G E NDUM 1
9.7.3 Retention modeling for different retention styles
Replace Table 10 with the following table:

IEC 61523-4:2023-09/COR1:2024-02(en)

– 2 – IEC 61523-4:2023/COR1:2024
© IEC 2024
10.6.1.1 Power domain
Replace the table with the following table:

© IEC 2024
11.2.2.6 Property ID
Replace Table 40 with the following table:

– 4 – IEC 61523-4:2023/COR1:2024
© IEC 2024
...

Questions, Comments and Discussion

Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.

This May Also Interest You

IEC
IEC 62529:2024(Main)
Standard for Signal and Test Definition

IEC 62529:2024 provides the means to define and describe signals used in testing. It provides a set of common basic signal definitions, built upon formal mathematical specifications, so that signals can be combined to form complex signals usable across all test platforms. The standard provides support for structural textual languages and programming language interfaces for interoperability. This second edition cancels and replaces the first edition, published in 2007, and constitutes a technical revision.

  • Standard
    352 pages
    English language
    sale 15% off
IEC
IEC 63501-2416:2023(Main)
Power Modeling to Enable System Level Analysis

IEC 63501-2416:2023 describes a parameterized and abstracted power model enabling system, software, and hardware intellectual property (IP)-centric power analysis and optimization. It defines concepts for the development of parameterized, accurate, efficient, and complete power models for systems and hardware IP blocks usable for system power analysis and optimization. These concepts include, but are not limited to, process, voltage, and temperature (PVT) independence; power and thermal management interface; and workload and architecture parameterization. This standard also defines the necessary requirements for the information content of parameterized, accurate, efficient, and complete power models to help guide development and usage of other related power, workload, and functional modeling standards. This standard is published as a double logo IEC-IEEE standard.

  • Standard
    62 pages
    English language
    sale 15% off
IEC
IEC 63504-2804:2023(Main)
Software-Hardware Interface for Multi-Many-Core

IEC 63504-2804:2023 defines an architecture description standard from the software design perspective - this provides a common interface that abstracts the hardware properties that are critical to enable multicore tools. The standard includes performance estimation accuracy for complex processors like Very Long Instruction Word (VLIW) core and complex contention scenarios, description of caches to include uncached memory regions and caches for subsets of memories, properties for coarse power consumption estimation, and reusability by separating eXtensible Markup Language (XML) files for processor description and other memory/communication-related information. This is an IEC/IEEE dual logo standard.

  • Standard
    83 pages
    English language
    sale 15% off
IEC
IEC 62530-2:2023(Main)
SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

IEC 62530-2:2023 establishes the Universal Verification Methodology (UVM), a set of application programming interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™.1. This is an IEC/IEEE dual logo standard.

  • Standard
    457 pages
    English language
    sale 15% off
IEC
IEC 61523-1:2023(Main)
Delay and power calculation standards - Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)

IEC 61523-1:2023 focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.
The standard specifications covered in this document are as follows:
- Description language for timing and power modeling, called the “delay calculation language” (DCL)
- Software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions
- Standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF)
- Informative usage examples
- Informative notes.
This is an IEC/IEEE dual logo standard.

  • Standard
    640 pages
    English language
    sale 15% off
IEC
IEC 61523-4:2023(Main)
Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-Aware Electronic Systems

IEC 61523-4:2023 defines the syntax and semantics of a format used to express power intent in energy-aware electronic system design. Power intent includes the concepts and information required for specification and validation, implementation and verification, and modeling and analysis of power-managed electronic systems. This standard also defines the relationship between the power intent captured in this format and design intent captured via other formats (e.g., standard hardware description languages and cell libraries). This is an IEC/IEEE dual logo standard.
The contents of the corrigendum 1 (2024-02) have been included in this copy.

  • Standard
    547 pages
    English language
    sale 15% off
IEC
IEC 61691-1-1:2023(Main)
Behavioural languages - Part 1-1: VHDL Language Reference Manual

IEC 61691-1-1:2023 defines the syntax and semantics of the VHSIC Hardware Description Language (VHDL). The acronym VHSIC (Very High Speed Integrated Circuits) in the language’s name comes from the U.S. government program that funded early work on the standard. This is an IEC/IEEE dual logo standard.

  • Standard
    672 pages
    English language
    sale 15% off
IEC
IEC 61636-2:2023(Main)
Software Interface for Maintenance Information Collection and Analysis (SIMICA) - Part 2: Exchanging Maintenance Action Information via the Extensible Markup Language (XML)

IEC 61636-2:2023 (E) provides the definition of an exchange format, utilizing XML, for exchanging maintenance action information (MAI) associated with the removal, repair, and replacement of system components to maintain/support an operational system. This standard is published as a double log IEC-IEEE standard.

  • Standard
    25 pages
    English language
    sale 15% off
IEC
IEC 61691-8:2021(Main)
Behavioural languages - Part 8: Standard SystemC Analog/Mixed-Signal Extensions Language Reference Manual

IEC 61691-8:2021(E) defines the Analog/Mixed-Signal extensions for SystemC®, as an ANSI standard C++ class
library based on SystemC for system and hardware design including analog/mixed-signal elements. The general purpose of the SystemC AMS extensions is to provide a C++ standard for designers and architects, who need to address complex heterogeneous systems that are a hybrid between hardware and software. This standard is built on the IEEE Std 1666™-2011 (SystemC Language Reference Manual) and extends it to create analog/mixed-signal, multi-disciplinary models to simulate continuous-time, discrete-time, and discrete-event behavior simultaneously.
This standard is published as a double logo IEC-IEEE standard.

  • Standard
    221 pages
    English language
    sale 15% off
IEC
IEC 62530:2021(Main)
SystemVerilog - Unified Hardware Design, Specification, and Verification Language

IEC 62530:2021(E) provides the definition of the language syntax and semantics for the IEEE 1800™ SystemVerilog language, which is a unified hardware design, specification, and verification language. The standard includes support for behavioral, register transfer level (RTL), and gate-level hardware descriptions; testbench, coverage, assertion, object-oriented, and constrained random constructs; and also provides application programming interfaces (APIs) to foreign programming languages.
This edition corrects errors and clarifies aspects of the language definition in IEEE Std 1800-2012.1 This revision also provides enhanced features that ease design, improve verification, and enhance cross-language interactions.
This publication has the status of a double logo IEEE/IEC standard.

  • Standard
    1315 pages
    English language
    sale 15% off