EN 61964:1999

Integrated circuits - Memory devices pin configurations

Applies to pinout package configurations of solid state integrated circuit memory devices. The purpose of this standard is to establish a registration procedure for such configurations.

Integrierte Schaltungen - Kontaktanordnungen für Speicherbauelemente

Circuits intégrés - Configuration de broches de mémoires

Traite de la configuration des broches de boîtiers de circuits intégrés mémoire. Le but de cette norme est d'établir une procédure de recommandation pour le choix de telles configurations.

Integrated circuits - Memory devices pin configurations

General Information

• Status: Published
• Publication Date: 30-May-1999
• Withdrawal Date: 30-Apr-2002
• ICS: 31.200 - Integrated circuits. Microelectronics
• Technical Committee: CLC/SR 47A - Integrated circuits
• Drafting Committee: IEC/SC 47A - IEC_SC_47A
• Parallel Committee: IEC/SC 47A - IEC_SC_47A
• Current Stage: 6060 - Document made available - Publishing
• Start Date: 31-May-1999
• Completion Date: 31-May-1999
• Ref Project: SIST EN 61964:2002 - Integrated circuits - Memory devices pin configurations

Standards Content (Sample)

SLOVENSKI STANDARD
SIST EN 61964:2002
01-september-2002
Integrated circuits - Memory devices pin configurations
Integrated circuits - Memory devices pin configurations
Integrierte Schaltungen - Kontaktanordnungen für Speicherbauelemente
Circuits intégrés - Configuration de broches de mémoires
Ta slovenski standard je istoveten z: EN 61964:1999
ICS:
31.200 Integrirana vezja, Integrated circuits.
mikroelektronika Microelectronics
SIST EN 61964:2002 en
2003-01.Slovenski inštitut za standardizacijo. Razmnoževanje celote ali delov tega standarda ni dovoljeno.

---------------------- Page: 1 ----------------------

SIST EN 61964:2002

---------------------- Page: 2 ----------------------

SIST EN 61964:2002

---------------------- Page: 3 ----------------------

SIST EN 61964:2002

---------------------- Page: 4 ----------------------

SIST EN 61964:2002

---------------------- Page: 5 ----------------------

SIST EN 61964:2002

---------------------- Page: 6 ----------------------

SIST EN 61964:2002
NORME
CEI
INTERNATIONALE
IEC
61964
INTERNATIONAL
Première édition
STANDARD
First edition
1999-04
Circuits intégrés –
Configuration de broches de mémoires
Integrated circuits –
Memory devices pin configurations
 IEC 1999 Droits de reproduction réservés  Copyright - all rights reserved
Aucune partie de cette publication ne peut être reproduite ni No part of this publication may be reproduced or utilized in
utilisée sous quelque forme que ce soit et par aucun any form or by any means, electronic or mechanical,
procédé, électronique ou mécanique, y compris la photo- including photocopying and microfilm, without permission in
copie et les microfilms, sans l'accord écrit de l'éditeur. writing from the publisher.
International Electrotechnical Commission 3, rue de Varembé Geneva, Switzerland
Telefax: [phone] e-mail: [e-mail] IEC web site http: //www.iec.ch
CODE PRIX
Commission Electrotechnique Internationale
PRICE CODE R
International Electrotechnical Commission
Pour prix, voir catalogue en vigueur
For price, see current catalogue

---------------------- Page: 7 ----------------------

SIST EN 61964:2002
61964 © IEC:1999 – 3 –
CONTENTS
Page
FOREWORD . 5
INTRODUCTION .7
Clause
1 Scope . 9
2 Normative references . 9
3 Terms and definitions. 9
4 Pin Configurations Catalogue . 21
4.1 Integrated Circuit Dynamic Read/Write Memories . 21
4.2 Integrated Circuit Synchronous Dynamic Read/Write Memories . 23
4.3 Integrated Circuit Static Read/Write Memories. 23
4.4 Integrated Circuit Read-Only Memories . 23
4.5 Integrated Circuit Programmable Read-Only Memories. 23
4.6 MOS Ultraviolet Light Erasable and Programmable Read-Only Memories. 23
4.7 Integrated Circuit Electrically Erasable and Programmable Read-Only Memories . 23
4.8 Memory Modules Comprising Integrated Circuit Memories . 23
Annex A (informative) Bibliography . 39
Table 1 – Nibble wide organization DRAM. 25
Table 2 – Byte wide organization DRAM. 27
Table 3 – Word wide organization DRAM (1) . 29
Table 4 – Word wide organization DRAM (2) . 31
Table 5 – Nibble wide organization SDRAM . 33
Table 6 – Byte wide organization SDRAM . 35
Table 7 – Word wide organization SDRAM . 37

---------------------- Page: 8 ----------------------

SIST EN 61964:2002
61964 © IEC:1999 – 5 –
INTERNATIONAL ELECTROTECHNICAL COMMISSION
–––––––––––––
INTEGRATED CIRCUITS –
MEMORY DEVICES PIN CONFIGURATIONS
FOREWORD
1) The I
...