HD 576 S1:1990
(Main)IEC 60822 VSB - Parallel sub-system Bus of the IEC 60821 VMEbus
IEC 60822 VSB - Parallel sub-system Bus of the IEC 60821 VMEbus
The VSB bus was designed to meet the needs of multiprocessor systems based on high-performance 32-bit microprocessors built up from board assemblies. lt includes a high-speed asynchronous data transfer bus allowing masters to direct the transfer of binary data to and from slaves according to 4 kinds of cycles: address-only, single-transfer, block-transfer and interrupt-acknowledge cycles. It also includes an arbitration bus enabling arbiter modules and/or requester modules to coordinate the use of the data-transfer bus according to two arbitration methods (series or parallel).
IEC 60822 VSB - Parallel-Unterbussystem für den IEC 60821 VME-Bus
CEI 60822 VSB - Bus parallèle de sous-système de bus CEI 60821 VME bus
Le bus VSB a été conçu pour répondre au besoin de systèmes multiprocesseurs basés sur des microprocesseurs 32 bits de hautes performances et construits à partir d'ensembles de cartes. Inclut un bus asynchrone de transfert de données à haute vitesse qui permet à des maîtres de diriger des transferts de données binaires vers, ou depuis, des esclaves selon quatre types de cycles: uniquement d'adressage, de transfert unique, de transfert par bloc et de reconnaissance d'interruption. Inclut également un bus d'arbitrage qui permet à des modules arbitres et/ou à des modules demandeurs de coordonner l'usage du bus de transfert de données selon deux méthodes d'arbitrage (série ou parallèle).
IEC 60822 VSB – Vzporedni podsistem vodila IEC 60821 VMEbus
General Information
Standards Content (Sample)
SLOVENSKI STANDARD
SIST HD 576 S1:1997
01-avgust-1997
IEC 60822 VSB – Vzporedni podsistem vodila IEC 60821 VMEbus
IEC 60822 VSB - Parallel sub-system Bus of the IEC 60821 VMEbus
IEC 60822 VSB - Parallel-Unterbussystem für den IEC 60821 VME-Bus
CEI 60822 VSB - Bus parallèle de sous-système de bus CEI 60821 VME bus
Ta slovenski standard je istoveten z: HD 576 S1:1990
ICS:
35.160 Mikroprocesorski sistemi Microprocessor systems
SIST HD 576 S1:1997 en
2003-01.Slovenski inštitut za standardizacijo. Razmnoževanje celote ali delov tega standarda ni dovoljeno.
---------------------- Page: 1 ----------------------
SIST HD 576 S1:1997
---------------------- Page: 2 ----------------------
SIST HD 576 S1:1997
---------------------- Page: 3 ----------------------
SIST HD 576 S1:1997
---------------------- Page: 4 ----------------------
SIST HD 576 S1:1997
NORME CEI
INTERNATIONALE IEC
60822
INTERNATIONAL
Première édition
STANDARD
First edition
1988-12
CEI 822 VSB
Bus parallèle de sous-système
du bus CEI 821 VMEbus
IEC 822 VSB
Parallel Sub-system Bus of the
IEC 821 VMEbus
© IEC 1988 Droits de reproduction réservés — Copyright - all rights reserved
Aucune partie de cette publication
ne peut être reproduite ni No part of this publication may be reproduced or utilized in
sous forme
utilisée quelque que ce soit et par aucun any form or by any means, electronic or mechanical,
procédé, électronique ou mécanique,
y compris la photo- including photocopying and microfilm, without permission in
et
copie les microfilms, sans l'accord écrit de l'éditeur. writing from the publisher.
International Electrotechnical Commission 3, rue de Varembé Geneva, Switzerland
Telefax: +41 22 919 0300 e-mail: inmail@iec.ch IEC web site http: //www.iec.ch
CODE PRIX G
Commission Electrotechnique Internationale
PRICE CODE /^
International Electrotechnical Commission
IEC
MenIayHapogHafl 3neKTpoTexH44ecMaR HOMHCCHfi
Pour prix, voir catalogue en vigueur
• • For price, see current catalogue
---------------------- Page: 5 ----------------------
SIST HD 576 S1:1997
- 3 -
822 © IE C
CONTENTS
Page
FOREWORD 15
PREFACE 15
CHAPTER 0: SCOPE
CHAPTER 1: INTRODUCTION TO THE IEC 822 VSB BUS STANDARD
Section
1.1 Standard objectives of the IEC 822 VSB parallel Subsystem
Bus of the IEC 821 VMEbus (Subsystem henceforth referred to
as VSB) 19
1.2 VSB system elements 19
1.2.1 Basic definitions 19
1.2.1.1 Physical structure definition 19
1.2.1.2 Functional structure definition 21
1.2.1.3 Types of VSB cycles 25
1.3 VSB standard diagrams 31
1.4 Standard terminology 31
1.4.1 Signal line states 33
1.4.2 Use of the asterisk (*) 35
1.5 Protocol specification 35
CHAPTER 2: VSB DATA TRANSFER BUS
2.1 Introduction 39
2.2 Data Transfer Bus lines 41
2:2.1 Adressing lines 41
2.2.1.1 ADOO-AD31 41
2.2.1.2 SPACEO-SPACE1 43
2.2.1.3 SIZEO-SIZE1 43
2.2.1.4
ASACKO*-ASACK1* 43
2.2.1.5 GAO-GA2 45
2.2.2 Data lines ADOO-AD31 45
2.2.3 Control lines 45
' 2.2.3.1 PAS* 45
2.2.3.2 AC 47
WR* 2.2.3.3 47
2.2.3.4 LOCK* 47
2.2.3.5 DS* 47
2.2.3.6 WAIT* 47
2.2.3.7 ACK* 49
2.2.3.8 ERR* 49
2.2.3.9 IRQ* 49
2.2.3.10 CACHE* 51
2.3 DTB modules - Basic description 51
2.3.1 MASTER 53
2.3.2 SLAVE 55
---------------------- Page: 6 ----------------------
SIST HD 576 S1:1997
- 5 -
822
CI
Page
Section
Capabilities of MASTERS and SLAVES 57
2.4
61 2.4.1 Addressing capabilities
63 2.4.1.1 Basic addressing capabilities
65 2.4.1.2 ADDRESS-ONLY capability
67 2.4.2 Data transfer capabilities
67 2.4.2.1 Basic data transfer capability of MASTERS
69
2.4.2.2 Basic data transfer capabilities of SLAVES
71 2.4.2.3 Dynamic bus sizing
73
2.4.2.4 SINGLE-TRANSFER capability
2.4.2.5 BLOCK-TRANSFER capability 75
79
2.4.2.6 INDIVISIBLE-ACCESS capability
83
Interrupt capability 2.4.3
83
2.4.3.1 Basic interrupt capabilities of MASTERS and SLAVES
87
2.4.3.2 INTERRUPT-ACKNOWLEDGE cycle capabilities
91 2.5 Interaction between MASTERS and SLAVES
Interaction between MASTERS and SLAVES during address
2.5.1
93
broadcast phase
93
2.5.1.1 Flow of the address broadcast phase
99 2.5.1.2 Signaling during the address broadcast phase
Interaction between MASTERS and SLAVES during the data
2.5.2
105
transfer
107 2.5.2.1 Flow of a write data transfer
113
2.5.2.2 Flow of a read data transfer
117
2.5.2.3 Signaling during the data transfer phase
2.5.3 Interaction between MASTERS and SLAVES during cycle
125
termination
125
2.5.3.1 Flow of the termination of a cycle
2.5.4 Interaction between the IHV MASTER and SLAVES during
127
the INTERRUPT-ACKNOWLEDGE cycles
129 2.5.4.1 Flow of an INTERRUPT-ACKNOWLEDGE cycle
137
2.5.4.2 Signaling during the INTERRUPT-ACKNOWLEDGE cycle
139
2.6 Data transfer bus timing specifications
CHAPTER 3: VSB DATA TRANSFER BUS ARBITRATION
3.1 Introduction 189
191
3.1.1 Types of Arbitration
191
3.2 Arbitration Bus lines
191
3.2.1 BREQ*
191
3.2.2 BUSY*
193
3.2.3 BGIN*/BGOUT*
193
3.3 Arbitration modules - Basic description
193
3.3.1 ARBITER
195
3.3.2 REQUESTER
3.4 Capabilities of the REQUESTER 199
201
3.4.1 Serial Arbitration
3.4.1 1 Interaction between the ARBITER and SER REQUESTERS 203
3.4.1.2 Signaling during Serial Arbitration 209
---------------------- Page: 7 ----------------------
SIST HD 576 S1:1997
822 © - T -
IEC
Section Page
3.4.2 Parallel Arbitration capability 213
3.4.2.1 Flow of an ARBITRATION cycle 213
3.4.2.2 Signaling during the ARBITRATION cycle 219
Power-up sequence 221
3.4.3
3.4.3.1 Flow of the power-up sequence 221
227
3.4.3.2 Interaction between arbitration bus modules during power-up
3.5 Interaction between the MASTER, its associated REQUESTER
and/or its associated ARBITER 229
229
3.5.1 Acquisition of the DTB
3.5.2 Release of the DTB 229
3.5.3 Race conditions between MASTER requests and ARBITER grants 231
3.6 Arbitration bus timing specifications 231
CHAPTER 4: ELECTRICAL CHARACTERISTICS OF VSB BOARDS
4.1 Introduction 253
4.1.1 Terminology 253
257
4.2 Power distribution
4.2.1 D.C. voltage characteristics 257
4.2.2 Connector electrical ratings 257
4.3 Bus driving and receiving requirements 257
4.3.1 General 257
4.3.2 Driving and loading RULES for three-state lines
(AD00-AD31, DS*, PAS*, LOCK*, SIZEO-SIZE1, SPACEO-SPACE1, WR*) 261
4.3.3 Driving and loading RULES for open-collector lines
(AC, ACK*, AD24-AD31, ASACKO*-ASACKI BREQ*, BUSY*, CACHE*,
ERR*, IRQ*, WAIT*) 265
4.3.4 Driving and loading RULES for BGIN* and BGOUT* 269
4.3.5 Receiving RULES for the geographical addressing lines
(GAO-GA2) 271
4.3.6 Additional information 271
4.4 Signal lines interconnection - Summary 273
CHAPTER 5: VSB BACKPLANE SPECIFICATIONS
5.1 Introduction 277
5.2 Backplane physical characteristics 277
5.3 Power distribution 281
5.4 Backplane electrical characteristics 281
5.4.1 Characteristic impedance 281
5.4.2 Termination networks 289
5.5 Signal line interconnection 293
5.5.1 General 293
5.5.2 BGIN*/BGOUT* daisy-chain 295
5.5.3 Geographical addressing 295
5.5.4 Additional information 297
297
5.6 VSB pin assignment
APPENDIX A 301
---------------------- Page: 8 ----------------------
SIST HD 576 S1:1997
822©IEC - 9 -
Figure Page
1-1 Functional modules and sub-buses defined by the VSB standard 23
1-2 Signal timing notation 37
2-1 Data Transfer Bus functional block diagram 39
2-2 Block diagram: MASTER 53
2-3 Block diagram: SLAVE 55
2-4 General flow of a VSB cycle 59
2-5 General flow of an ADDRESS-ONLY cycle 65
2-6 Organization of data 67
2-7 General flow of a SINGLE-TRANSFER cycle 73
2-8 General flow of a BLOCK-TRANSFER cycle 77
2-9 General flow of an INTERRUPT-ACKNOWLEDGE cycle 87
2-10 Flow of the address broadcast phase 97
2-11 Flow of a write data transfer 111
2-12 Flow of a read data transfer 115
2-13 Flow of the termination of the cycle 127
2-14 Flow of an INTERRUPT-ACKNOWLEDGE cycle 133
2-15 Active MASTER, active IHV MASTER
and active PAR REQUESTER,
LOCK*, WR*, SIZEO-SIZE1 and SPACEO-SPACE1 timing,
SINGLE-TRANSFER,
BLOCK-TRANSFER,
INTERRUPT-ACKNOWLEDGE and
ARBITRATION cycles 147
2-16 Active MASTER and SLAVES,
address broadcast timing,
ADDRESS-ONLY,
SINGLE-TRANSFER and
BLOCK-TRANSFER cycles 149
2-17 Active MASTER and SLAVES, cycle termination
ADDRESS-ONLY cycles 151
2-18 Active MASTER and SLAVES,
write data transfer timing,
SINGLE-TRANSFER and
BLOCK-TRANSFER cycles 153
2-19 Active MASTER and SLAVES,
read data transfer timing,
SINGLE-TRANSFER,
BLOCK-TRANSFER and
INTERRUPT-ACKNOWLEDGE cycles 157
2-20 IHV MASTER and INTV SLAVES, selection phase INTERRUPT-
ACKNOWLEDGE cycles 161
2-21 MASTERS and SLAVES intercycle timing 163
2-22 DTB control transfer timing 165
2-23 Skew between ASACKO* and ASACK1* 167
2-24 Skew between ACK* and ERR* 167
3-1 Arbitration bus functional block diagram 189
3-2 Block diagram: ARBITER 195
3-3 Block diagram: SER REQUESTER 197
3-4 Block diagram: PAR REQUESTER 199
3-5 Serial Arbitration flow diagram: two REQUESTERS 205
3-6 General flow of an ARBITRATION cycle 213
3-7 Flow of an ARBITRATION cycle 217
3-8 Flow of the power-up sequence 225
3-9 Active PAR REQUESTER, contending PAR REQUESTER and idle SLAVE
ARBITRATION cycle 237
3-10 Power-up timing 239
---------------------- Page: 9 ----------------------
SIST HD 576 S1:1997
822 © IEC - 11 -
Figure Page
4-1 VSB signal levels 259
5-1 VSB backplane dimensions 279
5-2 Cross-section of a backplane microstrip signal line 283
5-3 Z versus line width 285
0
5-4 Co versus line width 285
5-5 Standard bus termination 291
5-6 BGIN`/BGOUT* daisy-chain illustration 295
5-7 Geographical addressing lines resistor/capacitor circuit 295
Al Flow of the selection phase 303
A2 Selection phase control; a high level block diagram 305
A3 An example for the selection logic 307
Table
2-1 RULES and PERMISSIONS that specify the use of the dotted lines
by the various types of MASTERS 53
2-2 RULES and PERMISSIONS that specify the use of the dotted lines
by the various types of SLAVES 55
2-3 Mnemonics that specify addressing capabilities 63
2-4 Mnemonic that specifies ADDRESS-ONLY capability 65
2-5 Mnemonics that specify the basic data transfer capabilities
of SLAVES 69
2-6 Mnemonic that specifies BLOCK-TRANSFER capability 79
2-7 Mnemonics that specify interrupt capabilities 85
2-8 Mnemonics that specify STATUS/ID transfer capabilities
of IHV MASTERS and INTV SLAVES 91
2-9 Use of SPACED and SPACE1 to select the address space 99
2-10 Encoding of SIZED and SIZE1 for requested size of the transfer 101
2-11 Use of AD00 and ADO1 to select the lowest addressed byte
101
location to be accessed
2-12 Encoding of SIZEO, SIZE1, ADOO and ADO1 to define the byte
locations to be accessed 103
2-13 Encoding of ASACKO* and ASACK1* to define the size of the SLAVE 105
2-14 Placement of valid data on AD00-AD31 by the active MASTER
during write cycles 117
2-15 Use of ADOO-AD31 by a D32 SLAVE to access byte locations 119
2-16 Use of AD16-AD31 by a D16 SLAVE to access byte locations 121
2-17 Use of AD24-AD31 by a D08 SLAVE to access byte locations 121
2-18 Use of SPACED, SPACE1 and WR* to select an INTERRUPT-ACKNOWLEDGE
cycle 137
2-19 Use of the data lines by D08, D16 and D32 INTV SLAVES
during INTERRUPT-ACKNOWLEDGE cycles 139
2-20 Active MASTER, responding SLAVE, participating SLAVE and idle
SLAVE timing parameters 143
2-21 IHV MASTER, responding INTV SLAVE, contending INTV SLAVE and
idle SLAVE timing parameters 145
2-22 MASTER, timing specifications 169
2-23 SLAVE, timing specifications 179
---------------------- Page: 10 ----------------------
SIST HD 576 S1:1997
- 13 -
822 © IEC
Page
Table
RULES and PERMISSIONS that specify the use of the dotted lines
3-1
197
by the various types of SER REQUESTERS
201
Mnemonics that are used to describe REQUESTERS 3-2
219
Use of SPACEO-SPACE1 and WR* to select an ARBITRATION cycle
3-3
Active PAR REQUESTER, contending PAR REQUESTER and idle SLAVE
3-4
233
timing parameters
235
3-5 Power-up timing parameters
241
Active REQUESTER timing specifications 3-6
245 Contending REQUESTER timing specifications
3-7
249 3-8 Power-up timing specifications
261
Bus driving and receiving requirements
4-1
275
4-2 Signal line interconnection - Summary
281 5-1 Bus voltage specification
293 5-2 Signal line termination
Geographical addressing slot assignment 297
5-3
299
5-4 VSB pin assignment
---------------------- Page: 11 ----------------------
SIST HD 576 S1:1997
822 © IEC -
15 -
INTERNATIONAL ELECTROTECHNICAL COMMISSION
IEC 822 VSB
PARALLEL SUB - SYSTEM BUS
OF THE IEC 821 VMEbus
FOREWORD
1) The formal decisions or agreements of the IEC on technical matters,
prepared by Technical Committees on which all the National Committees
having a special interest therein are represented, express, as nearly
as possible, an international consensus of opinion on the subjects
dealt with.
2) They have the form of recommendations for international use and they
are accepted by the National Committees in that sense.
3) In order to promote international unification, the IEC expresses the
wish that all National Committees should adopt the text of the IEC
recommendation for their national rules in so far as national
conditions will permit. Any divergence between the IEC recommendation
and the corresponding national rules should, as far as possible, be
clearly indicated in the latter.
4) The IEC has not laid down any procedure concerning marking as an
indication of approval and has no responsibility when an item of
equipment is declared to comply with one of its recommendations.
PREFACE
This standard has been prepared by Sub-Committee 47B: Microprocessor
Systems, of IEC Technical Committee No. 47: Semiconductor Devices.
The text of this standard is based on the following documents:
Six Months' Rule Report on Voting
47B(CO)22 478(C0)27
Further information can be found in the Report on Voting indicated in
the table above.
The following IEC publications are quoted in this standard:
Publications Nos. 603-2 (1980): Connectors for frequencies below 3 MHz
for use with printed boards, Part 2:
Two-part connectors for printed boards,
for basic grid of 2.54 mm (0.1 in) with
common mounting features.
821 (1987): IEC 821 BUS - Microprocessor system bus
for 1 to 4 byte data.
---------------------- Page: 12 ----------------------
SIST HD 576 S1:1997
822 © IEC - 17 -
IEC 822 VSB
PARALLEL SUB - SYSTEM BUS
OF THE IEC 821 VMEbus
CHAPTER 0: SCOPE
The introduction of high performance of 32-bit microprocessors, as
well as the demands placed on microcomputers by the user community
have created a need for multiprocessor systems built from board level
products. The increase in the number of functions that such systems
provided necessitated the introduction of a sophisticated subsystem
bus. The VSB (VME Subsystem Bus) was designed to respond to these
requirements.
It includes a high speed asynchronous data transfer bus which
allows masters to direct the transfer of binary data to and from
slaves. The master initiates bus cycles in order to transfer data
between itself and slaves. The slave detects bus cycles that are
initiated by the active master and, when those cycles select it,
transfers data between itself and the master.
Four types of cycles are defined: an address-only cycle, a single
transfer cycle, a block transfer cycle, and an interrupt acknowledge
cycle. To maximize data transfer rates in multiprocessor systems, the
VSB standard defines a mechanism that allows the master to broadcast
the data to any number of slaves in the course of a single cycle. In
addition, the data transfer mechanism supports dynamic bus sizing as
well as resource locking and data caching.
The arbitration bus is the second of the two sub-buses defined in
the VSB standard. It allows arbiter modules and/or- requester modules
to coordinate the use of the data transfer bus. Two arbitration
methods are defined - a serial arbitration method and a parallel
(distributed) arbitration method. These arbitration methods provide
protocols to implement an array of subsystem architectures. Using the
serial arbitration method, a designer can implement a single master
subsystem that includes a single processor board requiring access to
large amounts of memory. This method could be used to build a system
that gives priority to a primary master that, when it can, grants the
bus to other secondary masters. At the other end of the spectrum, a
multiprocessing subsystem can be implemented using the parallel
arbitration method.
---------------------- Page: 13 ----------------------
SIST HD 576 S1:1997
822 © IEC - 19 - (1-1)
CHAPTER 1: INTRODUCTION TO THE IEC 822 VSB BUS STANDARD
1.1 Standard objectives of the IEC 822 VSB parallel Subsystem Bus
of the IEC 821 VMEbus (Subsystem henceforth referred to as VSB)
This VSB bus is a local subsystem extension bus. It allows a
processor board to access additional memory and I/O over a local bus,
removing traffic from the global bus and improving the total through-
put of the system. The system has been conceived with the following
objectives:
a) To improve the performance of multiprocessor systems by allowing
the design of local subsystems.
b) To specify the electrical characteristics required to design boards
that will reliably transfer data over the VSB.
c) To specify the mechanical requirements to be compatible with VSB
systems.
d) To specify protocols that precisely define the interaction between
the VSB and devices interfaced to it.
e) To provide terminology and definitions that describe VSB
protocols.
1.2 VSB system elements
1.2.1 Basic definitions
The structure of the VSB can be described from two points of view:
its mechanical structure and its functional structure.
Because the primary use of the VSB is as a secondary bus, there
are no mechanical specifications of VSB board level, and/or box level
products. It is assumed that products that include the VSB have been
designed to comply with the mechanical specifications of the global
system bus. Therefore, the VSB standard only describes the physical
dimensions of the backplane.
The functional specifications of the VSB describe how the bus
works, what functional modules participate in its various operations,
and the rules that govern their behavior. This paragraph provides
in.formal definitions for the basic terms used to describe both the
mechanical and functional structure of the VSB.
1.2.1.1 Physical structure definition
BOARD
A printed circuit (PC) board, its collection of electronic components,
and at least one 96-pin connector.
---------------------- Page: 14 ----------------------
SIST HD 576 S1:1997
(1-2)
IEC - 21 - 822 ©
VSB BACKPLANE
An assembly that includes a printed circuit (PC) board and 96-pin
connectors. The backplane buses the 64 pins on the two outer rows of
the VSB connectors, providing the signal paths needed for VSB
operation.
SLOT
A position where a board can be inserted into a backplane. Each
VSB slot provides at least one 96-pin connector.
SUBRACK
A rigid framework that provides mechanical support for boards
inserted into the backplane, ensuring that the connectors mate
properly and that adjacent boards do not contact each other. It also
guides the cooling airflow through the system, and ensures that
inserted boards are not disengaged from the backplane due to
vibration.
Functional structure definition
1.2.1.2
Figure 1-1, page 23, shows a block diagram of the functional
modules and sub-buses defined by the VSB standard.
BACKPLANE INTERFACE LOGIC
Special interface logic that takes into account the characteristics of
the backplane. The VSB standard prescribes certain requirements for
the design of this logic, which take into account the signal line
impedance, propagation times, termination values, the maximum length
of the backplane and the number of slots allowed.
FUNCTIONAL MODULE
A collection of electronic circuitry that resides on one board and
works to accomplish a specific task. Functional modules are used as a
vehicle for discussing bus protocols, and should not be considered to
constrain the design of actual logic.
DATA TRANSFER BUS
One of the two sub-buses defined in the VSB standard. It allows
MASTERS to direct the transfer of binary data to and from SLAVES.
(The VSB Data Transfer Bus is often abbreviated DTB.) The DTB
contains 32 multiplexed address/data lines and the associated control
signals that are required to execute cycles on the VSB.
MASTER
A functional module that initiates bus cycles in order to transfer
data between itself and VSB SLAVES. The MASTER that is currently
in control of the DTB is referred to as the active MASTER.
SLAVE
module that detects bus cycles initiated by the active
A functional
MASTER and, when those cycles select it, transfers data between itself
and the MASTER. The VSB standard defines a mechanism through
which any number of SLAVES can participate in a bus cycle.
---------------------- Page: 15 ----------------------
SIST HD 576 S1:1997
822 © IEC - 23 - (1-3)
SELECTED SLAVE
All SLAVES that are selected by the cycle.
RESPONDING SLAVE
The one selected SLAVE which responds to the active MASTER by
acknowledging the data transfer of the STATUS/ID transfer.
PARTICIPATING SLAVE
Selected SLAVE which chooses to participate in the cycle by
capturing the data carried on the data lines.
IDLE SLAVE
SLAVE which is not selected by the cycle.
CONTENDING SLAVE
SLAVE that has an interrupt request pending and that participates
in an INTERRUPT-ACKNOWLEDGE cycle.
LOCATED IN DATA PROCESSING/ DATA
SLOT 1 DATA COMMUNICATION
STORAGE
DEVICE DEVICE
ARBITER MASTER REQUESTER SLAVE
t
BUS BUS BUS
BUS
INTERFACE INTERFACE INTERFACE INTERFACE
LOGIC LOGIC LOGIC
LOGIC
• ^
DATA TRANSFER BUS
ARBITRATION BUS
VSB BACKPLANE
879/88
Fig. 1-1. Functional modules and sub-buses
defined by the VSB standard.
VSB ARBITRATION BUS
The second of the two sub-buses defined in the VSB standard. It
allows ARBITER modules and/or REQUESTER modules to coordinate the
use of the DTB by VSB MASTERS. The VSB defines two arbitration
methods - a Serial arbitration method and a Parallel arbitration method.
---------------------- Page: 16 ----------------------
SIST HD 576 S1:1997
822 © IEC - 25 - (1-4)
REQUESTER
A functional module that resides on the same board as a MASTER
and requests use of the DTB whenever its MASTER needs it. When
implementing Serial arbitration, after requesting use of the DTB, the
REQUESTER waits for the bus to be granted to it by the ARBITER.
In the Parallel arbitration method, the REQUESTER that is associated
with the active MASTER initiates an ARBITRATION cycle. This
ARBITRATION cycle is used to determine which MASTER will be
granted use of the DTB. The VSB standard calls the REQUESTER that
is associated with the active MASTER the active REQUESTER.
CONTENDING REQUESTER
REQUESTER that has a bus request pending and that participates in
an ARBITRATION cycle.
ARBITER
When implementing the Serial arbitration method, the ARBITER
module accepts requests for the DTB from REQUESTERS and grants
control of the DTB to one REQUESTER at a time. There is one and
only one active ARBITER in the Serial arbitration scheme, and it is
always located in slot 1. An ARBITER is not required in the Parallel
arbitration method.
DAISY CHAIN
A special type of signal line that is used to propagate bus grants
from board to board, starting with the board installed in the first slot
and ending with the one installed in the last slot.
GEOGRAPHICAL ADDRESSING
A scheme wherein each slot in the backplane is assigned a unique
address. This address can be read by the board that is installed in"
the slot. The VSB standard defines the use of the geographical
address for two purposes: (1) it forms part of the INTERRUPT ID
used during an INTERRUPT-ACKNOWLEDGE cycle and, (2) it forms
part of the ARBITRATION ID used during a Parallel ARBITRATION
cycle. The geographical address can also be used to set global board
variables such as the base address of a memory board.
1 .2.1 .3 Types of VSB cycles
VSB BUS CYCLE
A sequence of level transitions on the signal lines of the DTB that
results in the transfer of an address and (in most cases) data between
the active MASTER and selected SLAVES. The protocols of the VSB
are fully asynchronous. The active MASTER asserts a strobe signal
indicating that a cycle is in progress. The responding SLAVE acknow-
ledges the MASTER'S signal. However, the responding SLAVE can
delay its acknowledgment for as long as it needs. The DTB cycle is
generally divided into three phases: an address broadcast, zero or
more data transfers, and then cycle termination.
---------------------- Page: 17 ----------------------
SIST HD 576 S1:1997
822 © IEC - 27 - (1 -5)
ADDRESS BROADCAST
The phase of a bus cycle which selects one SLAVE as the responding
SLAVE and zero or more SLAVES as participating SLAVES. During the
address broadcast the active MASTER broadcasts the addressing
information and then asserts an address strobe. After the SLAVES
acknowledge the address broadcast, the MASTER terminates the
address broadcast.
DATA TRANSFER
The phase of a cycle during which data is transferred between the
MASTER and the selected SLAVES. It starts when the active MASTER
asserts the data strobe and ends after the responding SLAVE acknow-
ledges the transfer and all participating SLAVES indicate that they are
ready to participate in a new cycle.
CYCLE TERMINATION
The phase of a cycle during which the MASTER terminates the cycle
and SLAVES acknowledge this termination by establishing the inter-
cycle state of bus signals.
DYNAMIC BUS SIZING
The ability of some microprocessors to adjust the number and the
size of data transfers to the amount of data that the responding board
can access in one transfer. During the address broadcast portion of
the cycle, the SLAVE informs the MASTER how many data lines it
actually drives or receives. This information is made available to
on-board logic which can then adjust the amount of data that it
accesses during the data transfer to the capabilities of the SLAVE.
DATA BROADCAST
A broadcast operation is one wherein participating SLAVES capture
the data that is placed on the data lines by the active MASTER during
a write cycle.
DATA BROADCALL
A broadcall operation is one wherein participating SLAVES capture
the data that is placed on the data lines by the responding SLAVE
during a read cycle.
SINGLE-TRANSFER READ CYCLE
A cycle that is used to transfer 1, 2, 3, or 4 bytes from the res-
ponding SLAVE to the active MASTER, and possibly to participating
SLAVES. The cycle begins when the active MASTER broadcasts the
addressing information on the address/data lines. Each SLAVE checks
the address to see if it is to respond to the cycle. If so, it acknow-
ledges the address and retrieves the data from its internal storage.
When the MASTER releases the address/data lines, the responding
SLAVE places its data on them and acknowledges the transfer. The
MASTER as well as participating SLAVES capture the data. After all
selected SLAVES signal their agreement the MASTER terminates the
cycle.
---------------------- Page: 18 ----------------------
SIST HD 576 S1:1997
822 © IEC - 29 - (1 -6)
SINGLE-TRANSFER WRITE CYCLE
A cycle that is used to transfer 1, 2, 3, or 4 bytes from the active
MASTER to the selected SLAVES. The cycle begins when the MASTER
broadcasts the addressing information on the address/data lines. Each
SLAVE checks the address to see if it is to participate in the cycle.
The responding SLAVE acknowledges the address broadcast. The
MASTER then switches the address/data lines to carry data, and
places its data on the bus. The selected SLAVES can then store the
data. The responding SLAVE acknowledges the transfer. After all
selected SLAVES signal their agreement the MASTER terminates the
cycle.
BLOCK-TRANSFER READ CYCLE
A DTB cycle that is used to transfer a block of bytes from the
responding SLAVE to the active MASTER, and possibly to participating
SLAVES. This transfer is done using a number of 1, 2, or 4-byte data
transfers. It differs from a series of SINGLE-TRANSFER read cycles in
that the MASTER broadcasts the address only once, at the beginning
of the cycle. It is the responsibility of the selected SLAVES to control
the address for each subsequent data transfer.
BLOCK-TRANSFER WRITE CYCLE
A DTB cycle that is used to transfer a block of bytes from the
active MASTER to the selected SLAVES. This transfer is done using a
series of 1, 2, or 4-byte data transfers. It differs from a series of
SINGLE-TRANSFER write cycles in that the MASTER broadcasts the
address only once, at the beginning of the cycle. It is the respons-
ibility of the selected SLAVES to control the address for each sub-
sequent data transfer.
INDIVISIBLE-ACCESS CYCLE
A DTB cycle that is used to access SLAVE locations indivisibly and
without permitting any other MASTER to access these locations until
the operation is complete.
ADDRESS-ONLY CYCLE
A DTB cycle that consists of an address broadcast, but no data
transfer. The active MASTER terminates the cycle after the SLAVES
acknowledge the address broadcast.
INTERRUPT-ACKNOWLEDGE CYCLE
A DTB cycle that is initiated by a MASTER in response to an inter-
rupt request from a SLAVE. An INTERRUPT-ACKNOWLEDGE cycle
involves two types of SLAVES. During the INTERRUPT-ACKNOWLEDGE
cycle, all contending SLAVES drive an INTERRUPT ID on the bus.
This ID is a combination of the geographical address of the board that
is supplied by the backplane slot, and a priority code that is supplied
by user defined on-board logic. The INTERRUPT ID is used to deter-
mine which of the contending SLAVES will respond to the cycle.
---------------------- Page: 19 ------------
...
Questions, Comments and Discussion
Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.