Integrated circuit - EMC Evaluation of transceivers - Part 6: PSI5 transceivers (IEC 62228-6:2022)

This document specifies test and measurement methods for EMC evaluation of Peripheral Sensor Interface 5 (PSI5) transceiver integrated circuits (ICs) under network condition. It defines test configurations, test conditions, test signals, failure criteria, test procedures, test setups and test boards. It is applicable for PSI5 satellite ICs (e.g. sensors) and ICs with embedded PSI5 transceivers (e.g. PSI5 Electronic control unit IC). The document covers
- the emission of RF disturbances,
- the immunity against RF disturbances,
- the immunity against impulses and
- the immunity against electrostatic discharges (ESD).

Integrierte Schaltungen - EMV-Bewertung von Transceivern - Teil 6: PSI5-Transceiver (IEC 62228-6:2022)

Circuits intégrés - Évaluation de la CEM des émetteurs-récepteurs - Partie 6: Émetteurs-récepteurs PSI5 (IEC 62228-6:2022)

L’IEC 62228-6:2022 spécifie les méthodes d’essai et de mesure pour l’évaluation de la compatibilité électromagnétique (CEM) des circuits intégrés (CI) émetteurs-récepteurs PSI5 (Peripheral Sensor Interface 5) placés en réseau. Elle définit les montages d’essai, les conditions d’essai, les signaux d’essai, les critères de défaillance, les modes opératoires d’essai, les montages d’essai et les cartes d’essai. Elle est applicable aux CI satellites PSI5 (par exemple capteurs) et aux CI avec émetteurs-récepteurs PSI5 intégrés (par exemple CI d’unité de commande électronique PSI5). Le présent document couvre


       
  • l’émission de perturbations radioélectriques,

  •    
  • l’immunité aux perturbations radioélectriques,

  •    
  • l’immunité aux impulsions, et

  •    
  • l’immunité aux décharges électrostatiques (DES).

Integrirana vezja - Vrednotenje elektromagnetne združljivosti (EMC) oddajnikov-sprejemnikov - 6. del: Oddajniki-sprejemniki PSI5 (IEC 62228-6:2022)

Ta dokument določa preskusne in merilne metode za vrednotenje elektromagnetne združljivosti (EMC) integriranih vezij oddajnikov-sprejemnikov PSI5. Opredeljuje konfiguracije preskusov, preskusne pogoje, preskusne signale, merila za neuspešno opravljen preskus, preskusne postopke, nastavitve preskusa in preskusne plošče. Uporablja se za satelitska integrirana vezja PSI5 (npr. senzorji) in integrirana vezja z vdelanimi oddajniki-sprejemniki PSI5 (npr. integrirano vezje elektronske nadzorne enote PSI5). Dokument obravnava:
– oddajanje radiofrekvenčnih motenj;
– odpornost na radiofrekvenčne motnje;
– odpornost na impulze; in
– odpornost na elektrostatične razelektritve (ESD).

General Information

Status
Published
Public Enquiry End Date
31-May-2022
Publication Date
02-Jan-2023
Technical Committee
Current Stage
6060 - National Implementation/Publication (Adopted Project)
Start Date
22-Dec-2022
Due Date
26-Feb-2023
Completion Date
03-Jan-2023

Buy Standard

Standard
EN IEC 62228-6:2023 - BARVE
English language
52 pages
sale 10% off
Preview
sale 10% off
Preview
e-Library read for
1 day
Draft
prEN IEC 62228-6:2022
English language
42 pages
sale 10% off
Preview
sale 10% off
Preview
e-Library read for
1 day

Standards Content (Sample)

SLOVENSKI STANDARD
SIST EN IEC 62228-6:2023
01-februar-2023
Integrirana vezja - Vrednotenje elektromagnetne združljivosti (EMC) oddajnikov-
sprejemnikov - 6. del: Oddajniki-sprejemniki PSI5 (IEC 62228-6:2022)
Integrated circuit - EMC Evaluation of transceivers - Part 6: PSI5 transceivers (IEC
62228-6:2022)
Integrierte Schaltungen - EMV-Bewertung von Transceivern - Teil 6: PSI5-Transceiver
(IEC 62228-6:2022)
Circuits intégrés - Évaluation de la CEM des émetteurs-récepteurs - Partie 6: Émetteurs-
récepteurs PSI5 (IEC 62228-6:2022)
Ta slovenski standard je istoveten z: EN IEC 62228-6:2022
ICS:
31.200 Integrirana vezja, Integrated circuits.
mikroelektronika Microelectronics
33.100.01 Elektromagnetna združljivost Electromagnetic compatibility
na splošno in general
SIST EN IEC 62228-6:2023 en
2003-01.Slovenski inštitut za standardizacijo. Razmnoževanje celote ali delov tega standarda ni dovoljeno.

---------------------- Page: 1 ----------------------
SIST EN IEC 62228-6:2023

---------------------- Page: 2 ----------------------
SIST EN IEC 62228-6:2023


EUROPEAN STANDARD EN IEC 62228-6

NORME EUROPÉENNE

EUROPÄISCHE NORM December 2022
ICS 31.200

English Version
Integrated circuit - EMC evaluation of transceivers - Part 6: PSI5
transceivers
(IEC 62228-6:2022)
Circuits intégrés - Évaluation de la CEM des émetteurs- Integrierte Schaltungen - EMV-Bewertung von Transceivern
récepteurs - Partie 6: Émetteurs-récepteurs PSI5 - Teil 6: PSI5-Transceiver
(IEC 62228-6:2022) (IEC 62228-6:2022)
This European Standard was approved by CENELEC on 2022-12-13. CENELEC members are bound to comply with the CEN/CENELEC
Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.
Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC
Management Centre or to any CENELEC member.
This European Standard exists in three official versions (English, French, German). A version in any other language made by translation
under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the
same status as the official versions.
CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic,
Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the
Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland,
Türkiye and the United Kingdom.



European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung
CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels
© 2022 CENELEC All rights of exploitation in any form and by any means reserved worldwide for CENELEC Members.
 Ref. No. EN IEC 62228-6:2022 E

---------------------- Page: 3 ----------------------
SIST EN IEC 62228-6:2023
EN IEC 62228-6:2022 (E)
European foreword
The text of document 47A/1145/FDIS, future edition 1 of IEC 62228-6, prepared by SC 47A
"Integrated circuits" of IEC/TC 47 "Semiconductor devices" was submitted to the IEC-CENELEC
parallel vote and approved by CENELEC as EN IEC 62228-6:2022.
The following dates are fixed:
• latest date by which the document has to be implemented at national (dop) 2023-09-13
level by publication of an identical national standard or by endorsement
• latest date by which the national standards conflicting with the (dow) 2025-12-13
document have to be withdrawn
Attention is drawn to the possibility that some of the elements of this document may be the subject of
patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.
Any feedback and questions on this document should be directed to the users’ national committee. A
complete listing of these bodies can be found on the CENELEC website.
Endorsement notice
The text of the International Standard IEC 62228-6:2022 was approved by CENELEC as a European
Standard without any modification.
2

---------------------- Page: 4 ----------------------
SIST EN IEC 62228-6:2023
EN IEC 62228-6:2022 (E)
Annex ZA
(normative)

Normative references to international publications
with their corresponding European publications
The following documents are referred to in the text in such a way that some or all of their content
constitutes requirements of this document. For dated references, only the edition cited applies. For
undated references, the latest edition of the referenced document (including any amendments)
applies.
NOTE 1  Where an International Publication has been modified by common modifications, indicated by (mod),
the relevant EN/HD applies.
NOTE 2  Up-to-date information on the latest versions of the European Standards listed in this annex is available
here: www.cenelec.eu.
Publication Year Title EN/HD Year
IEC 61967-1 - Integrated circuits - Measurement of EN IEC 61967-1 -
electromagnetic emissions - Part 1: General
conditions and definitions
IEC 61967-4 - Integrated circuits - Measurement of EN IEC 61967-4 -
electromagnetic emissions - Part 4:
Measurement of conducted emissions - 1
ohm/150 ohm direct coupling method
IEC 62132-1 - Integrated circuits - Measurement of EN 62132-1 -
electromagnetic immunity - Part 1: General
conditions and definitions
IEC 62132-4 - Integrated circuits - Measurement of EN 62132-4 -
electromagnetic immunity 150 kHz to 1 GHz -
Part 4: Direct RF power injection method
IEC 62215-3 - Integrated circuits - Measurement of impulse EN 62215-3 -
immunity - Part 3: Non-synchronous transient
injection method
IEC 62228-1 - Integrated circuits - EMC evaluation of EN IEC 62228-1 -
transceivers - Part 1: General conditions and
definitions
ISO 7637-2 - Road vehicles - Electrical disturbances from - -
conduction and coupling - Part 2: Electrical
transient conduction along supply lines only
ISO 10605 - Road vehicles - Test methods for electrical - -
disturbances from electrostatic discharge

3

---------------------- Page: 5 ----------------------
SIST EN IEC 62228-6:2023

---------------------- Page: 6 ----------------------
SIST EN IEC 62228-6:2023




IEC 62228-6

®


Edition 1.0 2022-11




INTERNATIONAL



STANDARD




NORME


INTERNATIONALE
colour

inside










Integrated circuit – EMC evaluation of transceivers –

Part 6: PSI5 transceivers



Circuits intégrés – Évaluation de la CEM des émetteurs-récepteurs –

Partie 6: Émetteurs-récepteurs PSI5
















INTERNATIONAL

ELECTROTECHNICAL

COMMISSION


COMMISSION

ELECTROTECHNIQUE


INTERNATIONALE




ICS 31.200 ISBN 978-2-8322-6028-9




Warning! Make sure that you obtained this publication from an authorized distributor.

Attention! Veuillez vous assurer que vous avez obtenu cette publication via un distributeur agréé.

® Registered trademark of the International Electrotechnical Commission
Marque déposée de la Commission Electrotechnique Internationale

---------------------- Page: 7 ----------------------
SIST EN IEC 62228-6:2023
– 2 – IEC 62228-6:2022 © IEC 2022
CONTENTS
FOREWORD . 5
1 Scope . 7
2 Normative references . 7
3 Terms, definitions and abbreviated terms . 8
3.1 Terms and definitions . 8
3.2 Abbreviated terms . 8
4 General . 8
5 Test and operating conditions . 11
5.1 Supply and ambient conditions. 11
5.2 Test operation modes . 11
5.3 Test configuration . 13
5.3.1 General test configuration for functional test . 13
5.3.2 General test configuration for unpowered ESD test . 14
5.3.3 Coupling ports for functional tests . 14
5.3.4 Coupling ports for unpowered ESD tests . 16
5.4 Test signals . 17
5.4.1 General . 17
5.4.2 Test signals for Asynchronous mode . 17
5.4.3 Test signal for Synchronous parallel bus mode . 20
5.5 Evaluation criteria . 21
5.5.1 General . 21
5.5.2 Evaluation criteria in functional operation modes during exposure to
disturbances . 22
5.5.3 Evaluation criteria in unpowered condition after exposure to
disturbances . 22
6 Test and measurement . 23
6.1 Emission of RF disturbances . 23
6.1.1 Test method . 23
6.1.2 Test setup . 23
6.1.3 Test procedure and parameters . 25
6.2 Immunity to RF disturbances . 25
6.2.1 Test method . 25
6.2.2 Test setup . 25
6.2.3 Test procedure and parameters . 27
6.3 Immunity to impulses . 29
6.3.1 Test method . 29
6.3.2 Test setup . 29
6.3.3 Test procedure and parameters . 30
6.4 Electrostatic discharge (ESD) . 32
6.4.1 Test method . 32
6.4.2 Test setup . 32
6.4.3 Test procedure and parameters . 34
7 Test report . 35
Annex A (normative) PSI5 test circuits . 36
A.1 General . 36
A.2 Test circuit for emission and immunity tests on a PSI5 ECU IC . 36
A.3 Test circuit for emission and immunity tests on a PSI5 satellite IC . 39

---------------------- Page: 8 ----------------------
SIST EN IEC 62228-6:2023
IEC 62228-6:2022 © IEC 2022 – 3 –
A.4 Test circuit for an unpowered ESD test on a PSI5 IC . 41
Annex B (normative) Test circuit boards. 43
B.1 Test circuit board for emission and immunity tests . 43
B.2 ESD test . 43
Annex C (informative) Examples of test limits for PSI5 transceiver in automotive
applications . 44
C.1 General . 44
C.2 Emission of RF disturbances . 44
C.3 Immunity to RF disturbances . 45
C.4 Immunity to Impulses . 48
C.5 ESD . 48
Bibliography . 49

Figure 1 – PSI5 system overview . 9
Figure 2 – Example PSI5 wiring diagram with a single sensor and equivalent model . 10
Figure 3 – PSI5-A configuration with a single sensor connection with two wires . 12
Figure 4 – PSI5-P configuration with two sensor connection . 12
Figure 5 – General test configuration for tests in functional operation modes . 13
Figure 6 – General test configuration for unpowered ESD test of an ECU IC . 14
Figure 7 – General test configuration for unpowered ESD test of a satellite IC . 14
Figure 8 – Coupling ports for transceiver emission and immunity tests . 15
Figure 9 – Coupling ports for unpowered ESD tests . 16
Figure 10 – Example drawing of the maximum deviation on an I-V characteristic . 23
Figure 11 – Test setup for measurement of RF disturbances. 24
Figure 12 – Test setup for DPI tests . 26
Figure 13 – Test setup for impulse immunity tests. 29
Figure 14 – Test setup for direct ESD tests . 33
Figure A.1 – General circuit diagram of the PSI5 test network for emission and
immunity tests on ECU IC . 38
Figure A.2 – General circuit diagram of the PSI5 test network for emission and
immunity tests on Satellite IC . 40
Figure A.3 – General circuit diagram of the PSI5 ECU IC for testing of direct ESD in
unpowered mode . 41
Figure A.4 – General circuit diagram of the PSI5 sensor IC for testing of direct ESD in
unpowered mode . 42
Figure C.1 – Example of limits for RF emission – PSI5 pins . 44
Figure C.2 – Example of limits for RF emission – Other global pins . 45
Figure C.3 – Example of limits for RF immunity for functional status class A –
IC
PSI5 pins . 46
Figure C.4 – Example of limits for RF immunity for functional status class A –
IC
Other global pins . 46
Figure C.5 – Example of limits for RF immunity for functional status class C or D –
IC IC
PSI5 pins . 47
Figure C.6 – Example of limits for RF immunity for functional status class C or D –
IC IC
Other global pins . 47

---------------------- Page: 9 ----------------------
SIST EN IEC 62228-6:2023
– 4 – IEC 62228-6:2022 © IEC 2022
Table 1 – PSI5 physical layer electrical characteristics . 9
Table 2 – Overview of required measurements and tests . 10
Table 3 – Supply and ambient conditions for functional operation . 11
Table 4 – Sensor sink current specification . 13
Table 5 – Definitions for component values of coupling ports for transceiver emission
and immunity tests . 15
Table 6 – Definitions of coupling ports for unpowered ESD tests . 17
Table 7 – Communication test signal TX1 for Asynchronous mode (125 kbps) . 18
Table 8 – Communication test signal TX2 for Asynchronous mode (189 kbps) . 19
Table 9 – Communication test signal TX3 for Asynchronous low-power mode . 20
Table 10 – Communication test signal TX4 for Synchronous parallel bus mode. 21
Table 11 – Communication test signal TX5 for Synchronous parallel bus mode. 21
Table 12 – Evaluation criteria for standalone and embedded PSI5 transceiver IC in

functional operation modes . 22
Table 13 – Parameters for emission measurements . 25
Table 14 – Settings of the RF measurement equipment . 25
Table 15 – Specifications for DPI tests . 27
Table 16 – Required DPI tests for functional status class A evaluation of Standard
IC
PSI5 transceiver ICs and embedded PSI5 transceiver ICs . 28
Table 17 – Required DPI tests for functional status class C or D evaluation of
IC IC
standard PSI5 transceiver ICs and ICs with embedded PSI5 transceiver . 28
Table 18 – Specifications for impulse immunity tests . 30
Table 19 – Parameters for impulse immunity test . 31
Table 20 – Required impulse immunity tests for functional status class A evaluation
IC
of standard and embedded PSI5 transceiver ICs . 31
Table 21 – Required impulse immunity tests for functional status class C or D
IC IC
evaluation of Standard PSI5 transceiver ICs and ICs with embedded PSI transceiver . 31
Table 22 – Specifications for direct ESD tests . 35
Table B.1 – Parameter ESD test circuit board . 43
Table C.1 – Example of limits for impulse immunity for functional status class
C or D . 48
IC IC

---------------------- Page: 10 ----------------------
SIST EN IEC 62228-6:2023
IEC 62228-6:2022 © IEC 2022 – 5 –
INTERNATIONAL ELECTROTECHNICAL COMMISSION
____________

INTEGRATED CIRCUIT –
EMC EVALUATION OF TRANSCEIVERS –

Part 6: PSI5 transceivers

FOREWORD
1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising
all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international
co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and
in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports,
Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC Publication(s)”). Their
preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with
may participate in this preparatory work. International, governmental and non-governmental organizations liaising
with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for
Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
consensus of opinion on the relevant subjects since each technical committee has representation from all
interested IEC National Committees.
3) IEC Publications have the form of recommendations for international use and are accepted by IEC National
Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC
Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any
misinterpretation by any end user.
4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications
transparently to the maximum extent possible in their national and regional publications. Any divergence between
any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity
assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any
services carried out by independent certification bodies.
6) All users should ensure that they have the latest edition of this publication.
7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and
members of its technical committees and IEC National Committees for any personal injury, property damage or
other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and
expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC
Publications.
8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is
indispensable for the correct application of this publication.
9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent
rights. IEC shall not be held responsible for identifying any or all such patent rights.
IEC 62228-6 has been prepared by subcommittee 47A: Integrated circuits, of IEC technical
committee 47: Semiconductor devices. It is an International Standard.
The text of this International Standard is based on the following documents:
Draft Report on voting
47A/1145/FDIS 47A/1147/RVD

Full information on the voting for its approval can be found in the report on voting indicated in
the above table.
The language used for the development of this International Standard is English.

---------------------- Page: 11 ----------------------
SIST EN IEC 62228-6:2023
– 6 – IEC 62228-6:2022 © IEC 2022
This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in
accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available
at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are
described in greater detail at www.iec.ch/publications.
A list of all parts in the IEC 62228 series, published under the general title Integrated circuit –
EMC evaluation of transceivers, can be found on the IEC website.
The committee has decided that the contents of this document will remain unchanged until the
stability date indicated on the IEC website under webstore.iec.ch in the data related to the
specific document. At this date, the document will be
• reconfirmed,
• withdrawn,
• replaced by a revised edition, or
• amended.

IMPORTANT – The "colour inside" logo on the cover page of this document indicates that it
contains colours which are considered to be useful for the correct understanding of its
contents. Users should therefore print this document using a colour printer.

---------------------- Page: 12 ----------------------
SIST EN IEC 62228-6:2023
IEC 62228-6:2022 © IEC 2022 – 7 –
INTEGRATED CIRCUIT –
EMC EVALUATION OF TRANSCEIVERS –

Part 6: PSI5 transceivers



1 Scope
This part of IEC 62228 specifies test and measurement methods for EMC evaluation of
peripheral sensor interface 5 (PSI5) transceiver integrated circuits (ICs) under network
condition. It defines test configurations, test conditions, test signals, failure criteria, test
procedures, test setups and test boards. It is applicable for PSI5 satellite ICs (e.g. sensors) and
ICs with embedded PSI5 transceivers (e.g. PSI5 electronic control unit IC). The document
covers
• the emission of RF disturbances,
• the immunity against RF disturbances,
• the immunity against impulses, and
• the immunity against electrostatic discharges (ESD).
2 Normative references
The following documents are referred to in the text in such a way that some or all of their content
constitutes requirements of this document. For dated references, only the edition cited applies.
For undated references, the latest edition of the referenced document (including any
amendments) applies.
IEC 61967-1, Integrated circuits – Measurement of electromagnetic emissions – Part 1: General
conditions and definitions
IEC 61967-4, Integrated circuits – Measurement of electromagnetic emissions – Part 4:
Measurement of conducted emissions – 1 Ω / 150 Ω direct coupling method
IEC 62132-1, Integrated circuits – Measurement of electromagnetic immunity – Part 1: General
conditions and definitions
IEC 62132-4, Integrated circuits – Measurement of electromagnetic immunity 150 kHz to 1 GHz
– Part 4: Direct RF power injection method
IEC 62215-3, Integrated circuits – Measurement of impulse immunity – Part 3:
Non-synchronous transient injection method
IEC 62228-1, Integrated circuits – EMC evaluation of transceivers – Part 1: General conditions
and definitions
ISO 7637-2, Road vehicles – Electrical disturbances from conduction and coupling – Part 2:
Electrical transient conduction along supply lines only
ISO 10605, Road vehicles – Test methods for electrical disturbances from electrostatic
discharge

---------------------- Page: 13 ----------------------
SIST EN IEC 62228-6:2023
– 8 – IEC 62228-6:2022 © IEC 2022
3 Terms, definitions and abbreviated terms
For the purposes of this document, the terms and definitions given in IEC 61967-1, IEC 62132‑1,
IEC 62228-1, as well as the following apply.
ISO and IEC maintain terminology databases for use in standardization at the following
addresses:
• IEC Electropedia: available at https://www.electropedia.org/
• ISO Online browsing platform: available at https://www.iso.org/obp
3.1 Terms and definitions
3.1.1
global pin
pin which carries a signal or power, which enters or leaves the application board without any
active component in between
3.1.2
mandatory components, pl
components needed for proper function and/or technical requirements of IC as specified by the
IC manufacturer
3.1.3
PSI5 satellite IC
PSI5 satellite or sensor transceiver with access to PSI5 signal
Note 1 to entry: A PSI5 satellite IC is a sensor
...

SLOVENSKI STANDARD
oSIST prEN IEC 62228-6:2022
01-maj-2022
Integrirana vezja - Vrednotenje elektromagnetne združljivosti (EMC) oddajnikov-
sprejemnikov - 6. del: Oddajniki-sprejemniki PSI5
Integrated circuit - EMC Evaluation of transceivers - Part 6: PSI5 transceivers
Circuits intégrés - Évaluation de la CEM des émetteurs-récepteurs - Partie 6: Émetteurs-
récepteurs PSI5
Ta slovenski standard je istoveten z: prEN IEC 62228-6:2022
ICS:
31.200 Integrirana vezja, Integrated circuits.
mikroelektronika Microelectronics
33.100.01 Elektromagnetna združljivost Electromagnetic compatibility
na splošno in general
oSIST prEN IEC 62228-6:2022 en
2003-01.Slovenski inštitut za standardizacijo. Razmnoževanje celote ali delov tega standarda ni dovoljeno.

---------------------- Page: 1 ----------------------
oSIST prEN IEC 62228-6:2022

---------------------- Page: 2 ----------------------
oSIST prEN IEC 62228-6:2022
47A/1132/CDV

COMMITTEE DRAFT FOR VOTE (CDV)
PROJECT NUMBER:
IEC 62228-6 ED1
DATE OF CIRCULATION: CLOSING DATE FOR VOTING:
2022-03-18 2022-06-10
SUPERSEDES DOCUMENTS:
47A/1123/CD, 47A/1125A/CC

IEC SC 47A : INTEGRATED CIRCUITS
SECRETARIAT: SECRETARY:
Japan Mr Yoshinori FUKUBA
OF INTEREST TO THE FOLLOWING COMMITTEES: PROPOSED HORIZONTAL STANDARD:


Other TC/SCs are requested to indicate their interest, if any,
in this CDV to the secretary.
FUNCTIONS CONCERNED:
EMC ENVIRONMENT QUALITY ASSURANCE SAFETY

SUBMITTED FOR CENELEC PARALLEL VOTING NOT SUBMITTED FOR CENELEC PARALLEL VOTING
Attention IEC-CENELEC parallel voting
The attention of IEC National Committees, members of
CENELEC, is drawn to the fact that this Committee Draft for
Vote (CDV) is submitted for parallel voting.
The CENELEC members are invited to vote through the
CENELEC online voting system.

This document is still under study and subject to change. It should not be used for reference purposes.
Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which
they are aware and to provide supporting documentation.

TITLE:
Integrated circuit – EMC Evaluation of transceivers – Part 6: PSI5 transceivers

PROPOSED STABILITY DATE: 2027

NOTE FROM TC/SC OFFICERS:
The comments for 47A/1123/CD were reviewed in SC 47A WG 9 meeting which was held on 2021-10-01 and
2021-12-01 and all technical issues were resolved and addressed in 47A/1125A/CC, so the project will move
forward as CDV.

Copyright © 2022 International Electrotechnical Commission, IEC. All rights reserved. It is permitted to download this
electronic file, to make a copy and to print out the content for the sole purpose of preparing National Committee positions.
You may not copy or "mirror" the file or printed version of the document, or any part of it, for any other purpose without
permission in writing from IEC.

---------------------- Page: 3 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 2 – 47A/1132/CDV
1 CONTENTS
2
3 FOREWORD . 5
4 INTRODUCTION . 7
5 1 Scope . 8
6 2 Normative references . 8
7 3 Terms and definitions . 8
8 4 General . 9
9 5 Test and operating conditions . 11
10 5.1 Supply and ambient conditions . 11
11 5.2 Test operation modes . 12
12 5.3 Test configuration . 13
13 5.3.1 General test configuration for functional test . 13
14 5.3.2 General test configuration for unpowered ESD test . 14
15 5.3.3 Coupling ports for functional tests . 15
16 5.3.4 Coupling ports for unpowered ESD tests. 16
17 5.4 Test signals . 17
18 5.4.1 General . 17
19 5.4.2 Test signals for asynchronous mode . 17
20 5.4.3 Test signal for Synchronous parallel bus mode . 19
21 5.5 Evaluation criteria . 19
22 5.5.1 General . 19
23 5.5.2 Evaluation criteria in functional operation modes during exposure to
24 disturbances . 20
25 5.5.3 Evaluation criteria in unpowered condition after exposure to
26 disturbances . 20
27 6 Test and measurement . 21
28 6.1 Emission of RF disturbances . 21
29 6.1.1 Test method . 21
30 6.1.2 Test setup . 21
31 6.1.3 Test procedure and parameters . 22
32 6.2 Immunity to RF disturbances . 23
33 6.2.1 Test method . 23
34 6.2.2 Test setup . 23
35 6.2.3 Test procedure and parameters . 24
36 6.3 Immunity to impulses . 25
37 6.3.1 Test method . 25
38 6.3.2 Test setup . 25
39 6.3.3 Test procedure and parameters . 27
40 6.4 Electrostatic Discharge (ESD) . 28
41 6.4.1 Test method . 28
42 6.4.2 Test setup . 28
43 6.4.3 Test procedure and parameters . 30
44 7 Test report . 31
45 Annex A (normative) PSI5 test circuits . 32
46 A.1 General . 32
47 A.2 Test circuit for emission and immunity tests on a PSI5 ECU IC . 32

---------------------- Page: 4 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 3 – 47A/1132/CDV
48 A.3 Test circuit for emission and immunity tests on a PSI5 Satellite IC . 34
49 A.4 Test circuit for an unpowered ESD test on a PSI5 IC . 35
50 Annex B (normative) Test circuit boards . 37
51 B.1 Test circuit board for emissions and immunity tests . 37
52 B.2 ESD test . 37
53 Annex C (informative) Examples of test limits for PSI5 transceiver in automotive
54 applications . 38
55 C.1 General . 38
56 C.2 Emission of RF disturbances . 38
57 C.3 Immunity to RF disturbances . 39
58 C.4 Immunity to Impulses . 41
59 C.5 ESD . 41
60 Bibliography . 42
61
62 Figure 1 – PSI5 system overview . 9
63 Figure 2 – Example PSI5 wiring diagram with a single sensor and equivalent model . 10
64 Figure 3 – PSI5-A configuration with a single sensor connection with two wires . 12
65 Figure 4 – PSI5-P configuration with two sensor connection . 13
66 Figure 5 – General test configuration for tests in functional operation modes . 14
67 Figure 6 – General test configuration for unpowered ESD test of an ECU IC . 14
68 Figure 7 – General test configuration for unpowered ESD test of a Satellite IC . 15
69 Figure 8 – Coupling ports for transceiver emission and immunity tests . 15
70 Figure 9 – Coupling ports for unpowered ESD tests . 16
71 Figure 10 – Example drawing of the maximum deviation on an I-V characteristic . 21
72 Figure 11 – Test setup for measurement of RF disturbances . 22
73 Figure 12 – Test setup for DPI tests . 23
74 Figure 13 – Test setup for impulse immunity tests . 26
75 Figure 14 – Test setup for direct ESD tests . 29
76 Figure A.1 General circuit diagram of the PSI5 test network for emissions and
77 immunity tests on ECU IC . 34
78 Figure A.2 General circuit diagram of the PSI5 test network for emissions and
79 immunity tests on Satellite IC . 35
80 Figure A.3 General circuit diagram of the PSI5 ECU IC for testing of direct ESD in
81 unpowered mode . 35
82 Figure A.1 General circuit diagram of the PSI5 Sensor IC for testing of direct ESD in
83 unpowered mode . 35
84 Figure C.1 – Example of limits for RF emission – PSI5 with ECU filter . 38
85 Figure C.2 – Example of limits for RF emission – Other global pins . 39
86 Figure C.3 –Example of limits for RF immunity for functional status class A . 40
IC
87 Figure C.4 –Example of limits for RF immunity for functional status class C or D . 40
IC IC
88
89 Table 1 – PSI5 Physical layer electrical characteristics . 10
90 Table 2 – Overview of required measurements and tests . 11
91 Table 3 –Supply and ambient conditions for functional operation . 12
92 Table 4 – Sensor sink current specification . 13

---------------------- Page: 5 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 4 – 47A/1132/CDV
93 Table 5 – Definitions for component values of coupling ports for transceiver emission
94 and immunity tests . 15
95 Table 6 – Definitions of coupling ports for unpowered ESD tests . 17
96 Table 7 – Communication test signal TX1 for Asynchronous mode (125 kbps) . 17
97 Table 8 – Communication test signal TX2 for Asynchronous mode (189 kbps) . 18
98 Table 9 – Communication test signal TX3 for Asynchronous Low-power mode . 18
99 Table 10 – Communication test signal TX4 for Synchronous parallel bus mode . 19
100 Table 11 – Communication test signal TX5 for Synchronous parallel bus mode . 19
101 Table 12 – Evaluation criteria for standalone and embedded PSI5 transceiver IC in
102 functional operation modes . 19
103 Table 13 – Parameters for emission measurements . 22
104 Table 14 – Settings of the RF measurement equipment . 22
105 Table 15 – Specifications for DPI tests . 24
106 Table 16 – Required DPI tests for functional status class A evaluation of Standard
IC
107 PSI5 transceiver ICs and embedded PSI5 transceiver ICs . 25
108 Table 17 – Required DPI tests for functional status class C or D evaluation of
IC IC
109 Standard PSI5 transceiver ICs and ICs with embedded PSI5 transceiver . 25
110 Table 18 – Specifications for impulse immunity tests . 27
111 Table 19 - Parameters for impulse immunity test. 27
112 Table 20 – Required impulse immunity tests for functional status class A evaluation
IC
113 of Standard and embedded PSI5 transceiver ICs . 28
114 Table 21 – Required impulse immunity tests for functional status class C or D
IC IC
115 evaluation of Standard PSI5 transceiver ICs and ICs with embedded PSI transceiver . 28
116 Table 22 – Specifications for direct ESD tests . 30
117 Table B.1 – Parameter ESD test circuit board . 37
118 Table C.1 – Example of limits for impulse immunity for functional status class C or
IC
119 D . 40
IC
120
121
122

---------------------- Page: 6 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 5 – 47A/1132/CDV
123
124 INTERNATIONAL ELECTROTECHNICAL COMMISSION
125 ____________
126
127 INTEGRATED CIRCUIT – EMC EVALUATION OF TRANSCEIVERS
128
129 Part 6: PSI5 transceivers
130
131
132 FOREWORD
133 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising
134 all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international
135 co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and
136 in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports,
137 Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC Publication(s)”). Their
138 preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with
139 may participate in this preparatory work. International, governmental and non-governmental organizations liaising
140 with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for
141 Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
142 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
143 consensus of opinion on the relevant subjects since each technical committee has representation from all
144 interested IEC National Committees.
145 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National
146 Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC
147 Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any
148 misinterpretation by any end user.
149 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications
150 transparently to the maximum extent possible in their national and regional publications. Any divergence between
151 any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
152 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity
153 assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any
154 services carried out by independent certification bodies.
155 6) All users should ensure that they have the latest edition of this publication.
156 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and
157 members of its technical committees and IEC National Committees for any personal injury, property damage or
158 other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and
159 expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC
160 Publications.
161 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is
162 indispensable for the correct application of this publication.
163 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent
164 rights. IEC shall not be held responsible for identifying any or all such patent rights.
165 IEC 62228-6 has been prepared by subcommittee 47A: Integrated circuit, of IEC technical
166 committee 47: Semiconductor Device. It is an International Standard.
167 The text of this International Standard is based on the following documents:
Draft Report on voting
47A/XX/CD 47A/XX/RVD
168
169 Full information on the voting for its approval can be found in the report on voting indicated in
170 the above table.
171 The language used for the development of this International Standard is English.
172 This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in
173 accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available

---------------------- Page: 7 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 6 – 47A/1132/CDV
174 at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are
175 described in greater detail at www.iec.ch/standardsdev/publications.
176 The committee has decided that the contents of this document will remain unchanged until the
177 stability date indicated on the IEC website under webstore.iec.ch in the data related to the
178 specific document. At this date, the document will be
179 • reconfirmed,
180 • withdrawn,
181 • replaced by a revised edition, or
182 • amended.
183

---------------------- Page: 8 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 7 – 47A/1132/CDV
184 INTRODUCTION
185 The International Electrotechnical Commission (IEC) draws attention to the fact that it is claimed
186 that compliance with this document may involve the use of a patent. IEC takes no position
187 concerning the evidence, validity, and scope of this patent right.
188 The holder of this patent right has assured IEC that s/he is willing to negotiate licences under
189 reasonable and non-discriminatory terms and conditions with applicants throughout the world.
190 In this respect, the statement of the holder of this patent right is registered with IEC. Information
191 may be obtained from the patent database available at patents.iec.ch/.
192 Attention is drawn to the possibility that some of the elements of this document may be the
193 subject of patent rights other than those in the patent database. IEC shall not be held
194 responsible for identifying any or all such patent rights.
195
196

---------------------- Page: 9 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 8 – 47A/1132/CDV
197 INTEGRATED CIRCUITS –
198 EMC EVALUATION OF TRANSCEIVERS
199
200 Part 6: PSI5 transceivers
201
202
203
204 1 Scope
205 This document specifies test and measurement methods for EMC evaluation of Peripheral
206 Sensor Interface 5 (PSI5) transceiver integrated circuits (ICs) under network condition. It
207 defines test configurations, test conditions, test signals, failure criteria, test procedures, test
208 setups and test boards. It is applicable for PSI5 satellite ICs (e.g. sensors) and ICs with
209 embedded PSI5 transceivers (e.g. PSI5 Electronic control unit IC). The document covers
210 • the emission of RF disturbances,
211 • the immunity against RF disturbances,
212 • the immunity against impulses and
213 • the immunity against electrostatic discharges (ESD).
214 2 Normative references
215 The following documents are referred to in the text in such a way that some or all of their content
216 constitutes requirements of this document. For dated references, only the edition cited applies.
217 For undated references, the latest edition of the referenced document (including any
218 amendments) applies.
219 IEC 61967-1, Integrated circuits − Measurement of electromagnetic emissions – Part 1:
220 General conditions and definitions
221 IEC 61967-4, Integrated circuits − Measurement of electromagnetic emissions – Part 4:
222 Measurement of conducted emissions – 1 Ω /150 Ω direct coupling method
223 IEC 62132-1, Integrated circuits − Measurement of electromagnetic immunity – Part 1: General
224 and definitions
225 IEC 62132-4, Integrated circuits − Measurement of electromagnetic immunity 150 kHz to 1 GHz
226 – Part 4: Direct RF Power Injection Method
227 IEC 62215-3, Integrated circuits – Measurement of impulse immunity - Part 3: Non-synchronous
228 transient injection method
229 IEC 62228-1, Integrated circuits – EMC evaluation of transceivers – Part 1: General conditions and
230 definitions
231 ISO 7637-2, Road vehicles, electrical disturbances by conduction and coupling – Part 2: Electrical
232 transients along supply lines only
233 ISO 10605, Road vehicles - Test methods for electrical disturbances from electrostatic
234 discharge
235 3 Terms and definitions
236 For the purposes of this document, the following terms and definitions apply.

---------------------- Page: 10 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 9 – 47A/1132/CDV
237 ISO and IEC maintain terminological databases for use in standardization at the following
238 addresses:
239 • IEC Electropedia: available at https://www.electropedia.org/
240 • ISO Online browsing platform: available at https://www.iso.org/obp
241 3.1
242 global pin
243 carries a signal or power, which enters or leaves the application board without any active
244 component in between
245 3.2
246 mandatory components, pl
247 components needed for proper function and/or technical requirements of IC as specified by the
248 IC manufacturer
249 3.3
250 PSI5 satellite IC (sensor device)
251 PSI5 satellite or sensor transceiver with access to PSI5 signal
252 3.4
253 IC with embedded PSI5 transceiver (ECU device)
254 IC with integrated PSI5 transceiver cell and PSI5 protocol handler with access to PSI5 signal
255
256
257 4 General
258 The intention of this document is to evaluate the EMC performance of PSI5 transceiver ICs
259 under application in minimal operating conditions (or in a minimal network). PSI5 transceiver
260 ICs are in general available in two types as PSI5 satellite IC and as IC with embedded PSI5
261 transceiver.
262 PSI5 transceiver system overview is shown in Figure 1.
6
5
(A)
5
(B)
2 4 3
6 6
(C)
5
6 6 6
1
263
Key
1 Electronic Control Unit (ECU) 6 PSI5 Sensor ICs
2 Microcontroller (A) Point-to-Point topology
3 IC with embedded PSI5 (B) Daisy-chain topology
4 Digital interface (C) Bus topology
5 Two wire current interface (PSI5)
264 Figure 1 – PSI5 system overview

---------------------- Page: 11 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 10 – 47A/1132/CDV
265 The sensors are connected to the ECU with two wires, using the same lines for power supply
266 and data transmission. The IC with embedded PSI5 (e.g. transceiver ASIC in the ECU) provides
267 a pre-regulated voltage to the sensors and reads in the transmitted sensor data.
268 The physical layer of PSI5 for EMC evaluation shall have the following characteristics, as shown
269 in Table 1 [1].
270 Table 1 – PSI5 Physical layer electrical characteristics
No. Parameter Variable Minimum Typical Maximum Unit
1 Supply Voltage V , V 4 16,5 V
SSmax CEmax
2 Reverse polarity t < 80 ms -105  mA
protection (standard)
3 Reverse polarity t < 50 ms -130  mA
protection
(extended)
4 Internal ECU R 9 10 Ω
E1
resistance
5 PSI5 ECU Filter C 9 10 11 nF
E
a
capacitor
6 PSI5 ECU Filter R 2 2,2 2,5 Ω
E2
resistor
7 PSI5 ECU Filter C 9 10 11 nF
L
a
capacitor
a
  Symmetrical values for C and C are proposed to have a balanced filter on PSI5.
E L
271 An example of the typical PSI5 network, with a single sensor and the equivalent model, is shown
272 in Figure 2. Most implementations will have a mandatory PSI5 ECU filter (PSI5 bus filter) used
273 on the ECU side as shown in Figure 2. Sensor side may also have additional filter components
274 as per the IC manufacturer specifications.
2 3
1
I I
E S
R
E2
R
E1
+
V
S
4
V
E
- C C
E L
275
Key
1 PSI5 ECU IC
2 PSI5 ECU Filter (PSI5 bus filter)
3 Two-wire PSI5 interface
4 PSI5 Satellite IC / Sensor
276 Figure 2 – Example PSI5 wiring diagram with a single sensor and equivalent model
277 The evaluation of the EMC characteristics of PSI5 transceivers shall be performed in functional
278 operation modes for RF emission, RF immunity and impulse immunity tests and on a single
279 unpowered transceiver IC for electrostatic discharge tests.

---------------------- Page: 12 ----------------------
oSIST prEN IEC 62228-6:2022
IEC CDV 62228-6 © IEC (E) – 11 – 47A/1132/CDV
280 The approach of these tests is to determine the EMC performance on dedicated global pins of
281 the PSI5 transceiver which are considered as EMC relevant in the application. For a PSI5
282 satellite IC or for an embedded PSI5 transceiver IC these pins are at least PSI+ (PSI_DATA),
283 PSI- (PSI_GND) and V , if available.
BAT
284 The test methods used for the EMC characterization are based on the international standards
285 for IC EMC tests and are described in Table 2.
286 Table 2 – Overview of required measurements and tests
Transceiver Required Test method Evaluation Functional
mode test operation
mode
Asynchronous
150 Ω direct coupling
RF emission Spectrum
(IEC 61967-4)
Synchronous
a
Synchronous
DPI
RF immunity Function
Functional
Asynchronous
(IEC 62132-4)
(powered)
b
Low-power
a
Synchronous
Non-synchronous transient
Impulse
injection Function
Asynchrono
...

Questions, Comments and Discussion

Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.