01.100.25 - Electrical and electronics engineering drawings
ICS 01.100.25 Details
Electrical and electronics engineering drawings
Technische Zeichnungen fur die Elektrotechnik und Elektronik
Dessins d'electronique et d'electrotechnique
Risbe s področja elektrotehnike in elektronike
General Information
e-Library Subscription
Create subscription and get permanent access to documents within 01.100.25 - Electrical and electronics engineering drawings
Currently subscription includes documents marked with .We are working on making all documents available within the subscription.
This document specifies standard aspect ratios for logarithmic or level characteristics
expressed in decibels versus a logarithmic frequency axis and ranges for the radius of polar
diagrams of level. Applications include hard copy printouts, electronic files (e.g., PDF files),
scientific publications, screen displays in computer programs and apps, as well as graphs in
standards.
Informative examples of graphs that conform to the requirements in this document are found in
Annex A.
Although outside the scope of this document, graphs with a linear y-axis versus logarithmic
frequency (e.g., phase, group delay, etc.) often accompany the standard aspect ratio graphs of
level described in the normative part of this document. These are described in informative
Annex B.
- Standard16 pagesEnglish languagesale 10% offe-Library read for1 day
This standard specifies generic requirements for dimensional drawings of SMD from the viewpoint of land pattern design. The purpose of this document is to prevent land pattern design issues caused by lack of information and/or misuse of the information from SMD outline drawing as well as to improve the utilization of IEC 61188 series. This document is applicable to the SMD of semiconductor devices and electrical components.
- Standard43 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 gives guidelines on the preparation of outline drawings of discrete
devices, including discrete surface-mounted semiconductor devices with lead count less than
8.
For the preparation of outline drawings of surface-mounted discrete devices with a lead count
higher or equal to 8, IEC 60191-6 should be referred to as well.
The primary object of these drawings is to indicate the space to be allowed for devices in
equipment, together with other dimensional characteristics required to ensure mechanical
interchangeability.
Complete interchangeability involves other considerations such as the electrical and thermal
characteristics of the semiconductor devices concerned.
The international standardization represented by these drawings therefore encourages the
manufacturers of devices to comply with the tolerances shown on the drawings in order to
extend their range of customers internationally. It also gives equipment designers an
assurance of mechanical interchangeability between the devices obtained from suppliers in
different countries, provided they allow the space in their equipment that is indicated by the
drawings and take note of the more precise information on bases, studs, etc.
NOTE Additional details of reference letter symbols used in this document are given in Annex A.
- Standard39 pagesEnglish languagesale 10% offe-Library read for1 day
This International Standard defines the GRAFCET1 specification language for the functional description of the behaviour of the sequential part of a control system. This standard specifies the symbols and rules for the graphical representation of this language, as well as for its interpretation. This standard has been prepared for automated production systems of industrial applications. However, no particular area of application is excluded. Methods of development of a specification that makes use of GRAFCET are beyond the scope of this standard. One method is for example the "SFC language" specified in IEC 61131-3, which defines a set of programming languages for programmable controllers.
- Standard56 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 provides standard outline drawings, dimensions, and recommended variations for all fine-pitch land grid array packages (FLGA) with terminal pitch of 0,8 mm or less.
- Standard22 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 provides outline drawings and dimensions for stacked packages and
individual stackable packages in the form of FBGA or FLGA.
- Standard30 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 specifies methods to measure package dimensions of small outline Jlead- packages (SOJ), package outline form E in accordance with IEC 60191-4.
- Standard14 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 specifies methods to measure package dimensions of small outline packages (SOP), package outline form E in accordance to IEC 60191-4.
- Standard17 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 specifies measurement methods of the package warpage at elevated temperature and the maximum permissible warpages for Ball Grid Array(BGA), Fine-pitch Ball Grid Array (FBGA), and Fine-pitch Land Grid Array (FLGA).
- Standard16 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 provides standard outline drawings, dimensions, and recommended variations for all square ball grid array packages (BGA), whose terminal pitch is 1 mm or larger.
- Standard23 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 gives general rules for the preparation of outline drawings of surfacemounted semiconductor devices. It supplements IEC 60191-1 and IEC 60191-3. It covers all surface-mounted devices discrete semiconductors with lead count of greater or equal to 8, as well as integrated circuits classified as form E in Clause 3 of IEC 60191-4.
- Standard41 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 gives a glossary of semiconductor sockets for BGA, LGA, FBGA and FLGA. This standard intends to establish definitions and unification of terminology relating to tests and burn-in sockets for BGA, LGA, FBGA and FLGA.
- Standard14 pagesEnglish languagesale 10% offe-Library read for1 day
Covers the requirements for the design rule of terminal shape plastic packages with gull-wing leads; e.g., QFP, SOP, SSOP, TSOP, etc. which are packages classified as Form E in IEC 60191-4. This publication is intended to establish common rules on terminal shapes irrespective of package types.
- Standard10 pagesEnglish languagesale 10% offe-Library read for1 day
Provides the common outline drawings and dimensions for all types of structures and composed materials of plastic very thin small outline non-lead package (P-VSON).
- Standard15 pagesEnglish languagesale 10% offe-Library read for1 day
Covers the requirements for the preparation of drawings of integrated circuit outlines for the various ball and column terminal packages.
- Standard13 pagesEnglish languagesale 10% offe-Library read for1 day
Covers the requirements for the measuring methods of ball grid array (BGA) dimensions.
- Standard19 pagesEnglish languagesale 10% offe-Library read for1 day
Provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch land grid whose terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is square.
- Standard13 pagesEnglish languagesale 10% offe-Library read for1 day
Stipulates a method for quad flat packs measuring dimensions which are classified into Form E.
- Standard20 pagesEnglish languagesale 10% offe-Library read for1 day
Provides the common outline drawings and dimensions for all types of structures and composed material of glass sealed ceramic quad flatpack.
- Standard13 pagesEnglish languagesale 10% offe-Library read for1 day
Gives guidance on the preparation of drawings of integrated circuits outlines.
- Standard60 pagesEnglish languagesale 10% offe-Library read for1 day
Gives guidance on the preparation of outline drawings of cathode ray tubes with the object of encouraging the same practice when publications are prepared in different countries.
- Standard31 pagesEnglish languagesale 10% offe-Library read for1 day
Provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch ball grid array the terminal pitch of which is less than or equal to 0,80 mm.
- Standard13 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 gives guidelines on the preparation of outline drawings of discrete devices. The primary object of these drawings is to indicate the space which should be allowed for devices in an equipment, together with other dimensional characteristics required to ensure mechanical interchangeability. It should be noted that complete interchangeability involves other considerations such as the electrical and thermal characteristics of the semiconductor devices concerned. The international standardization represented by these drawings therefore encourages the manufacturers of devices to comply with the tolerances shown on the drawings in order to extend their range of customers internationally. It also gives equipment designers an assurance of mechanical interchangeability between the devices obtained from suppliers in different countries, provided they allow the space in their equipment that is indicated by the drawings and take note of the more precise information on bases, studs, etc.
- Standard42 pagesEnglish languagesale 10% offe-Library read for1 day
This part of IEC 60191 gives a design guideline of open-top-type semiconductor sockets for Fine-pitch Ball Grid Array ("FBGA" hereafter) and Fine-pitch Land Grid Array ("FLGA" hereafter). This standard is intended to establish the outline drawings and dimensions of the open-top-type socket out of the test and burn-in sockets applied to FBGA and FLGA.
- Standard18 pagesEnglish languagesale 10% offe-Library read for1 day
Defines the GRAFCET specification language for the functional description of the behaviour of the sequential part of a control system.Specifies the symbols and the rules for the graphical representation of this language, as well as for its interpretation. This standard has been prepared for automated production systems of industrial applications.However no particular area of application is excluded.
- Standard54 pagesEnglish languagesale 10% offe-Library read for1 day
Provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch land grid array whose terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is rectangular.
- Standard23 pagesEnglish languagesale 10% offe-Library read for1 day
Gives general rules for the preparation of outlines drawings of surface-mounted semiconductor devices. It supplements EN 60191-1 and 60191-3. It covers all surface-mounted discrete semiconductors devices as well as integrated circuits classified as form E.
- Standard42 pagesEnglish languagesale 10% offe-Library read for1 day